SlideShare a Scribd company logo
1 of 12
Download to read offline
Flow for IR drop and EM analysis
with VAVO/VAEO
December 2009
Products: MMSIM72, QRC 8.1.5, IC 5141USR6/IC 614
December 2009 2
Copyright Statement
© 2009 Cadence Design Systems, Inc. All rights reserved worldwide.
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 3
Contents
1 Flow Overview.....................................................................................................................4
2 Setting up QRC for IR/EM Analyses..................................................................................5
3 Simulation Setup ...............................................................................................................7
3.1 Spectre ..........................................................................................................................7
3.2 Ultrasim.........................................................................................................................8
4 Running VAVO/VAEO .........................................................................................................9
4.1 IR Drop Analysis ..........................................................................................................9
4.2 EM Analysis ...............................................................................................................10
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 4
1 Flow Overview
This application note describes the recommended flow for doing an IR Drop and Electromigration (EM)
analysis using the Virtuoso Analog VoltageStorm Option (VAVO) and the Virtuoso Analog ElectronStorm
Option (VAEO). VAVO enables you to verify the integrity of your power and ground networks in analog
blocks within the Cadence Analog Design Environment (ADE). VAEO enables you to find signal nets that
could fail electromigration specifications in analog blocks.
The basic steps to running VAVO/VAEO are as follows:
- Create schematic and testbench schematic
- Create layout
- Run Assura LVS (match is necessary!)
- Run QRC with specific options (see QRC setup section), creating a QRC extracted view
- Create a config view of the testbench schematic using HED, and specify the cells under analysis
to use the extracted view created in previous step.
- Open ADE from within configured testbench schematic
- Create or load state with appropriate analyses and options (see section on Simulation Setup)
- Run simulation
- From top-level schematic, descend into the cell under analysis into extracted view.
- Launch VAVO/VAEO from Tools->VoltageStorm menu. A new menu EM & IR will appear
- Run IR drop or EM analysis tools (see sections on IR drop and EM analysis)
Schematic Layout
Assura LVS
QRC (R/RC)
Create simulation netlist
from config view
including
QRC extracted cellview
Testbench schematic
QRC extracted cellview
Create Simulation files
Run Spectre or UltraSim
Run VAVO/VAEO
Display results in
QRC extracted cellview
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 5
2 Setting up QRC for IR/EM Analysis
VAVO & VAEO uses a parasitic extracted view created by QRC for IR/EM analyses. QRC extraction flow
does require specific options to be enabled for this, which are as described below:
Note: A full treatment of setting up QRC is beyond the scope of this document. Familiarity with these
flows is assumed.
In the Extraction Tab:
- Extraction Mode should be set to RC decoupled or R Only.
-
- VAVO/VAEO will work with RC coupled or RLCK, but these will simply slow down the simulation
without adding any more accuracy.
- Max Fracture Length can be left at infinite (default).
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 6
In the Netlisting tab:
- Parasitic Resistor Models must be set to ‘Include As Comment’. This saves the layer information
for the resistors, which is important for the EM and IR drop analyses.
- Parasitic Resistance Width must be saved so that width can be computed for current density
calculation. QRC can output Silicon widths or Drawn widths. So based on the foundry EM rules
the corresponding option should be selected.
- Parasitic Resistance Length must be saved so that length can be computed for current density
calculations having Length based rules. It is recommended to have this enabled for EM rules that
are based on only width as well, as this also forces fracturing on changes in metal width, which is
important for accurate EM.
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 7
- Parasitic Temperature Coefficient should be set, to print temperature coefficients which are used
to determine the effect of temperature on resistance. The expected use model is to define the
temperature during simulation. The presence of the TC1/TC2 temperature coefficients in the
extracted view allows Spectre/Ultrasim to directly consider the effects of temperature on the
parasitic resistance. This avoids having to re-run QRC to create parasitic extracted views for
specific temperature corners. When this option is enabled, the Temperature option in the
Extraction tab will be disabled to avoid double counting the effect.
Note: The QRC techfile needs to have the TC1/TC2 temperature coefficients for this to work as
mentioned above.
- Add Explicit Vias must be enabled so the via resistors are kept separate from the metal resistors.
Once this setup is done, QRC should be run.
Note: One can also use the Mentor Calibre LVS- QRC flow to create a DFII Extracted View of the design.
For information on how QRC reads the Calibre input data and performs extraction, see “Running QRC
with Calibre® Input” in the QRC Extraction Users Manual.
3 Simulation Setup
Using a testbench schematic, a simulation is done on the QRC created extracted view within the ADE
environment. A Transient and/or DCop simulation must be done for EM/IR drop analyses.
Note: A full treatment of setting up ADE for Spectre or Ultrasim simulation is beyond the scope of this
document. Familiarity with these flows is assumed.
3.1 Spectre Setup
With Spectre simulation, all voltages must be saved for VAVO/VAEO. Saving currents is not necessary
and will significantly slow down simulation time. This simulation data will then be used by VAVO/VAEO to
generate the IR drop and EM information.
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 8
3.2 Ultrasim Setup
You may use UltraSim simulation results as input to VAVO/VAEO instead of Spectre if desired. Ultrasim
is suggested for larger designs and should run faster.
In general we recommend the following options for Ultrasim + VAVO flow:
a) Simulation mode ‘A’ without Ultrasim UPS (standard Ultrasim setup for smaller designs, <5k devices)
In the Outputs Tab:
- Turn on ‘Select All Node Voltages’ and ‘Preserve All Nodes’.
- Set “Hierarchical Depth” to the depth of the extracted view in the schematic hierarchy.
b.) Ultrasim UPS with default ‘MS’ as the recommended simulation mode
With the Ultrasim UPS-VAVO/VAEO flow, Ultrasim calculates EM and IR related data for each resistor
and each node and this data is saved in a database. VAVO/VAEO reads in this database. Previously
EM/IR calculations were done in VAVO/VAEO after loading in Ultrasim’s waveform data.
Now the handshaking between Ultrasim and VAVO/VAEO is through a much smaller database. For
Ultrasim, now one does not need to save node voltages, this will speed up simulation. The speedup on
VAVO/VAEO side is even more significant since all the calculations are done by Ultrasim.
To enable this in Ultrasim, one needs to have the following command in the netlist.
.usim_emir format=[vavo]
To add this option in the netlist do the following:
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 9
Click on the Simulation-Options-Analog tab in ADE. You can specify the period between which EM/IR
results need to be computed. Please refer to Ultrasim User Manual for further details of this command.
Once this setup is done, simulation should be run.
4 Running VAVO/VAEO
To run VAVO/VAEO, from the top-level schematic one need to descend into the cell under analysis into
extracted view (avoid opening the extracted view directly). Launch VAVO/VAEO from Tools-
>VoltageStorm menu. A new menu ‘EM & IR’ will appear on the Virtuoso Window.
4.1 IR drop Analysis
Do an EM&IR->IR drop analysis, and the following form comes up:
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 10
- Select the simulation directory where the results are stored
- Select the analysis (transient/DCop) that interests you
- Select the type of IR drop that interests you (Peak, Average, RMS or Peak AC)
- Select one or more pins or internal signals. It is recommended to select only one or two at a time,
or the data becomes too large to view reasonably.
- Click OK.
- After a couple of minutes (depending on design size) the following form will come up:
Points to note:
- The results can be saved into a file and read in later, saving the recalculation.
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 11
- The different colours represent the IR drop from 0 to the maximum found divided into 1-10
different bins (default 6).
- You can open the layout window next to the extracted, and then click Get Layout Window
Number. After that, the zooms in the extracted view will also zoom in the same area in the layout
allowing quick fixing of the problem areas directly in the layout.
4.2 EM Analysis
Do an EM&IR->ElectroMigration Power Analysis (for nets with pins) or ElectroMigration Signal analysis
(for all other nets), and the following form comes up:
- Select the Assura directory and the Simulation directory.
- Select the analysis (transient/dcOp) and the start and stop time (within the range of the transient
that was simulated)
- Select the type or types of analysis (Average,RMS, Peak,Peak-AC)
- Select one or more pins/nets. It is recommended not to select more than one or two at a time.
- Click OK
Flow for IR & EM Analysis with VAVO/VAEO
December 2009 12
- After a few minutes (depending on size of design), the following form will come up:
Points to note:
- The results can be saved into a file and read in later, saving the recalculation.
- The list can be sorted by clicking on the field name.
- You can open the layout window next to the extracted, and then click Get Layout Window
Number. After that, the zooms in the extracted view will also zoom in the same area in the layout
allowing quick fixing of the problem areas directly in the layout.
Please refer to the ‘Virtuoso Analog VoltageStorm and ElectronStorm’ User Guide present in the IC
5141/IC61 installation for further information on VAVO/VAEO.

More Related Content

What's hot

Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization FlowSatish Grandhi
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technologyMantra VLSI
 
Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variationsRajesh M
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...VLSI SYSTEM Design
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
Power Reduction Techniques
Power Reduction TechniquesPower Reduction Techniques
Power Reduction TechniquesRajesh M
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysisrchovatiya
 
Lecture20 asic back_end_design
Lecture20 asic back_end_designLecture20 asic back_end_design
Lecture20 asic back_end_designHung Nguyen
 
Digital standard cell library Design flow
Digital standard cell library Design flowDigital standard cell library Design flow
Digital standard cell library Design flowijsrd.com
 
Asic backend design
Asic backend designAsic backend design
Asic backend designkbipeen
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 
Implementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsImplementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsM Mei
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlockseInfochips (An Arrow Company)
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messagesMujahid Mohammed
 

What's hot (20)

Major project iii 3
Major project  iii  3Major project  iii  3
Major project iii 3
 
Physical design
Physical design Physical design
Physical design
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technology
 
Chapter1.slides
Chapter1.slidesChapter1.slides
Chapter1.slides
 
Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variations
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layout
 
Power Reduction Techniques
Power Reduction TechniquesPower Reduction Techniques
Power Reduction Techniques
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysis
 
Timing analysis
Timing analysisTiming analysis
Timing analysis
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
 
Eco
EcoEco
Eco
 
Lecture20 asic back_end_design
Lecture20 asic back_end_designLecture20 asic back_end_design
Lecture20 asic back_end_design
 
Digital standard cell library Design flow
Digital standard cell library Design flowDigital standard cell library Design flow
Digital standard cell library Design flow
 
Asic backend design
Asic backend designAsic backend design
Asic backend design
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Implementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsImplementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew Groups
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messages
 

Similar to Vavo app irdrop_em_analysis_flow

EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docx
EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docxEELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docx
EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docxtoltonkendal
 
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS TechnologyIRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS TechnologyIRJET Journal
 
Door control embedded system using accelerometer sensor
Door control embedded system using accelerometer sensor Door control embedded system using accelerometer sensor
Door control embedded system using accelerometer sensor Vikrant Gupta
 
Tems investigation 13.1 release note
Tems investigation 13.1 release noteTems investigation 13.1 release note
Tems investigation 13.1 release notetelecom_200
 
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...IRJET Journal
 
A straightforward approach using DeltaV SIS for typical BMS systems
 A straightforward approach using DeltaV SIS for typical BMS systems A straightforward approach using DeltaV SIS for typical BMS systems
A straightforward approach using DeltaV SIS for typical BMS systemsDavid Sheppard
 
Asiasim2004 final
Asiasim2004 finalAsiasim2004 final
Asiasim2004 finalvrsim
 
All opam assignment2_main
All opam assignment2_mainAll opam assignment2_main
All opam assignment2_mainTeam-VLSI-ITMU
 
NetSim VANET User Manual
NetSim VANET User ManualNetSim VANET User Manual
NetSim VANET User ManualVishal Sharma
 
Sudden three phase short-circuit test
Sudden three phase short-circuit testSudden three phase short-circuit test
Sudden three phase short-circuit testDonald Stephen
 
arc-flash-analysis-done-right.pdf
arc-flash-analysis-done-right.pdfarc-flash-analysis-done-right.pdf
arc-flash-analysis-done-right.pdfssusera5c9a31
 
ETAP - Arc flash analysis etap
ETAP - Arc flash analysis etapETAP - Arc flash analysis etap
ETAP - Arc flash analysis etapHimmelstern
 
ETAP - Arc flash analysis done Right
ETAP - Arc flash analysis done RightETAP - Arc flash analysis done Right
ETAP - Arc flash analysis done RightHimmelstern
 
Electric protection
Electric protectionElectric protection
Electric protectionVinay Gupta
 
How to select a transmission line arrester
How to select a transmission line arresterHow to select a transmission line arrester
How to select a transmission line arresterHimmelstern
 
New IGBT Gate Driver Software
New IGBT Gate Driver SoftwareNew IGBT Gate Driver Software
New IGBT Gate Driver SoftwareJuan Munoz
 

Similar to Vavo app irdrop_em_analysis_flow (20)

EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docx
EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docxEELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docx
EELE 5331 Digital ASIC DesignLab ManualDr. Yushi Zhou.docx
 
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS TechnologyIRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
 
Door control embedded system using accelerometer sensor
Door control embedded system using accelerometer sensor Door control embedded system using accelerometer sensor
Door control embedded system using accelerometer sensor
 
Tems investigation 13.1 release note
Tems investigation 13.1 release noteTems investigation 13.1 release note
Tems investigation 13.1 release note
 
Manual CLP Omron CP1H
Manual CLP Omron CP1HManual CLP Omron CP1H
Manual CLP Omron CP1H
 
Exj 8 v
Exj 8 vExj 8 v
Exj 8 v
 
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...
IRJET- FPGA Implementation of an Improved Watchdog Timer for Safety Critical ...
 
Cadence manual
Cadence manualCadence manual
Cadence manual
 
A straightforward approach using DeltaV SIS for typical BMS systems
 A straightforward approach using DeltaV SIS for typical BMS systems A straightforward approach using DeltaV SIS for typical BMS systems
A straightforward approach using DeltaV SIS for typical BMS systems
 
Asiasim2004 final
Asiasim2004 finalAsiasim2004 final
Asiasim2004 final
 
All opam assignment2_main
All opam assignment2_mainAll opam assignment2_main
All opam assignment2_main
 
CE150--Hongyi Huang
CE150--Hongyi HuangCE150--Hongyi Huang
CE150--Hongyi Huang
 
NetSim VANET User Manual
NetSim VANET User ManualNetSim VANET User Manual
NetSim VANET User Manual
 
Sudden three phase short-circuit test
Sudden three phase short-circuit testSudden three phase short-circuit test
Sudden three phase short-circuit test
 
arc-flash-analysis-done-right.pdf
arc-flash-analysis-done-right.pdfarc-flash-analysis-done-right.pdf
arc-flash-analysis-done-right.pdf
 
ETAP - Arc flash analysis etap
ETAP - Arc flash analysis etapETAP - Arc flash analysis etap
ETAP - Arc flash analysis etap
 
ETAP - Arc flash analysis done Right
ETAP - Arc flash analysis done RightETAP - Arc flash analysis done Right
ETAP - Arc flash analysis done Right
 
Electric protection
Electric protectionElectric protection
Electric protection
 
How to select a transmission line arrester
How to select a transmission line arresterHow to select a transmission line arrester
How to select a transmission line arrester
 
New IGBT Gate Driver Software
New IGBT Gate Driver SoftwareNew IGBT Gate Driver Software
New IGBT Gate Driver Software
 

Recently uploaded

Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaOmar Fathy
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . pptDineshKumar4165
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Call Girls Mumbai
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapRishantSharmaFr
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayEpec Engineered Technologies
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityMorshed Ahmed Rahath
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxJuliansyahHarahap1
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationBhangaleSonal
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxMuhammadAsimMuhammad6
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadhamedmustafa094
 
Wadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptxWadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptxNadaHaitham1
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdfKamal Acharya
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdfAldoGarca30
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"mphochane1998
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdfKamal Acharya
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...drmkjayanthikannan
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxSCMS School of Architecture
 
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best ServiceTamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Servicemeghakumariji156
 

Recently uploaded (20)

Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal load
 
Wadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptxWadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptx
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best ServiceTamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
 

Vavo app irdrop_em_analysis_flow

  • 1. Flow for IR drop and EM analysis with VAVO/VAEO December 2009 Products: MMSIM72, QRC 8.1.5, IC 5141USR6/IC 614
  • 2. December 2009 2 Copyright Statement © 2009 Cadence Design Systems, Inc. All rights reserved worldwide.
  • 3. Flow for IR & EM Analysis with VAVO/VAEO December 2009 3 Contents 1 Flow Overview.....................................................................................................................4 2 Setting up QRC for IR/EM Analyses..................................................................................5 3 Simulation Setup ...............................................................................................................7 3.1 Spectre ..........................................................................................................................7 3.2 Ultrasim.........................................................................................................................8 4 Running VAVO/VAEO .........................................................................................................9 4.1 IR Drop Analysis ..........................................................................................................9 4.2 EM Analysis ...............................................................................................................10
  • 4. Flow for IR & EM Analysis with VAVO/VAEO December 2009 4 1 Flow Overview This application note describes the recommended flow for doing an IR Drop and Electromigration (EM) analysis using the Virtuoso Analog VoltageStorm Option (VAVO) and the Virtuoso Analog ElectronStorm Option (VAEO). VAVO enables you to verify the integrity of your power and ground networks in analog blocks within the Cadence Analog Design Environment (ADE). VAEO enables you to find signal nets that could fail electromigration specifications in analog blocks. The basic steps to running VAVO/VAEO are as follows: - Create schematic and testbench schematic - Create layout - Run Assura LVS (match is necessary!) - Run QRC with specific options (see QRC setup section), creating a QRC extracted view - Create a config view of the testbench schematic using HED, and specify the cells under analysis to use the extracted view created in previous step. - Open ADE from within configured testbench schematic - Create or load state with appropriate analyses and options (see section on Simulation Setup) - Run simulation - From top-level schematic, descend into the cell under analysis into extracted view. - Launch VAVO/VAEO from Tools->VoltageStorm menu. A new menu EM & IR will appear - Run IR drop or EM analysis tools (see sections on IR drop and EM analysis) Schematic Layout Assura LVS QRC (R/RC) Create simulation netlist from config view including QRC extracted cellview Testbench schematic QRC extracted cellview Create Simulation files Run Spectre or UltraSim Run VAVO/VAEO Display results in QRC extracted cellview
  • 5. Flow for IR & EM Analysis with VAVO/VAEO December 2009 5 2 Setting up QRC for IR/EM Analysis VAVO & VAEO uses a parasitic extracted view created by QRC for IR/EM analyses. QRC extraction flow does require specific options to be enabled for this, which are as described below: Note: A full treatment of setting up QRC is beyond the scope of this document. Familiarity with these flows is assumed. In the Extraction Tab: - Extraction Mode should be set to RC decoupled or R Only. - - VAVO/VAEO will work with RC coupled or RLCK, but these will simply slow down the simulation without adding any more accuracy. - Max Fracture Length can be left at infinite (default).
  • 6. Flow for IR & EM Analysis with VAVO/VAEO December 2009 6 In the Netlisting tab: - Parasitic Resistor Models must be set to ‘Include As Comment’. This saves the layer information for the resistors, which is important for the EM and IR drop analyses. - Parasitic Resistance Width must be saved so that width can be computed for current density calculation. QRC can output Silicon widths or Drawn widths. So based on the foundry EM rules the corresponding option should be selected. - Parasitic Resistance Length must be saved so that length can be computed for current density calculations having Length based rules. It is recommended to have this enabled for EM rules that are based on only width as well, as this also forces fracturing on changes in metal width, which is important for accurate EM.
  • 7. Flow for IR & EM Analysis with VAVO/VAEO December 2009 7 - Parasitic Temperature Coefficient should be set, to print temperature coefficients which are used to determine the effect of temperature on resistance. The expected use model is to define the temperature during simulation. The presence of the TC1/TC2 temperature coefficients in the extracted view allows Spectre/Ultrasim to directly consider the effects of temperature on the parasitic resistance. This avoids having to re-run QRC to create parasitic extracted views for specific temperature corners. When this option is enabled, the Temperature option in the Extraction tab will be disabled to avoid double counting the effect. Note: The QRC techfile needs to have the TC1/TC2 temperature coefficients for this to work as mentioned above. - Add Explicit Vias must be enabled so the via resistors are kept separate from the metal resistors. Once this setup is done, QRC should be run. Note: One can also use the Mentor Calibre LVS- QRC flow to create a DFII Extracted View of the design. For information on how QRC reads the Calibre input data and performs extraction, see “Running QRC with Calibre® Input” in the QRC Extraction Users Manual. 3 Simulation Setup Using a testbench schematic, a simulation is done on the QRC created extracted view within the ADE environment. A Transient and/or DCop simulation must be done for EM/IR drop analyses. Note: A full treatment of setting up ADE for Spectre or Ultrasim simulation is beyond the scope of this document. Familiarity with these flows is assumed. 3.1 Spectre Setup With Spectre simulation, all voltages must be saved for VAVO/VAEO. Saving currents is not necessary and will significantly slow down simulation time. This simulation data will then be used by VAVO/VAEO to generate the IR drop and EM information.
  • 8. Flow for IR & EM Analysis with VAVO/VAEO December 2009 8 3.2 Ultrasim Setup You may use UltraSim simulation results as input to VAVO/VAEO instead of Spectre if desired. Ultrasim is suggested for larger designs and should run faster. In general we recommend the following options for Ultrasim + VAVO flow: a) Simulation mode ‘A’ without Ultrasim UPS (standard Ultrasim setup for smaller designs, <5k devices) In the Outputs Tab: - Turn on ‘Select All Node Voltages’ and ‘Preserve All Nodes’. - Set “Hierarchical Depth” to the depth of the extracted view in the schematic hierarchy. b.) Ultrasim UPS with default ‘MS’ as the recommended simulation mode With the Ultrasim UPS-VAVO/VAEO flow, Ultrasim calculates EM and IR related data for each resistor and each node and this data is saved in a database. VAVO/VAEO reads in this database. Previously EM/IR calculations were done in VAVO/VAEO after loading in Ultrasim’s waveform data. Now the handshaking between Ultrasim and VAVO/VAEO is through a much smaller database. For Ultrasim, now one does not need to save node voltages, this will speed up simulation. The speedup on VAVO/VAEO side is even more significant since all the calculations are done by Ultrasim. To enable this in Ultrasim, one needs to have the following command in the netlist. .usim_emir format=[vavo] To add this option in the netlist do the following:
  • 9. Flow for IR & EM Analysis with VAVO/VAEO December 2009 9 Click on the Simulation-Options-Analog tab in ADE. You can specify the period between which EM/IR results need to be computed. Please refer to Ultrasim User Manual for further details of this command. Once this setup is done, simulation should be run. 4 Running VAVO/VAEO To run VAVO/VAEO, from the top-level schematic one need to descend into the cell under analysis into extracted view (avoid opening the extracted view directly). Launch VAVO/VAEO from Tools- >VoltageStorm menu. A new menu ‘EM & IR’ will appear on the Virtuoso Window. 4.1 IR drop Analysis Do an EM&IR->IR drop analysis, and the following form comes up:
  • 10. Flow for IR & EM Analysis with VAVO/VAEO December 2009 10 - Select the simulation directory where the results are stored - Select the analysis (transient/DCop) that interests you - Select the type of IR drop that interests you (Peak, Average, RMS or Peak AC) - Select one or more pins or internal signals. It is recommended to select only one or two at a time, or the data becomes too large to view reasonably. - Click OK. - After a couple of minutes (depending on design size) the following form will come up: Points to note: - The results can be saved into a file and read in later, saving the recalculation.
  • 11. Flow for IR & EM Analysis with VAVO/VAEO December 2009 11 - The different colours represent the IR drop from 0 to the maximum found divided into 1-10 different bins (default 6). - You can open the layout window next to the extracted, and then click Get Layout Window Number. After that, the zooms in the extracted view will also zoom in the same area in the layout allowing quick fixing of the problem areas directly in the layout. 4.2 EM Analysis Do an EM&IR->ElectroMigration Power Analysis (for nets with pins) or ElectroMigration Signal analysis (for all other nets), and the following form comes up: - Select the Assura directory and the Simulation directory. - Select the analysis (transient/dcOp) and the start and stop time (within the range of the transient that was simulated) - Select the type or types of analysis (Average,RMS, Peak,Peak-AC) - Select one or more pins/nets. It is recommended not to select more than one or two at a time. - Click OK
  • 12. Flow for IR & EM Analysis with VAVO/VAEO December 2009 12 - After a few minutes (depending on size of design), the following form will come up: Points to note: - The results can be saved into a file and read in later, saving the recalculation. - The list can be sorted by clicking on the field name. - You can open the layout window next to the extracted, and then click Get Layout Window Number. After that, the zooms in the extracted view will also zoom in the same area in the layout allowing quick fixing of the problem areas directly in the layout. Please refer to the ‘Virtuoso Analog VoltageStorm and ElectronStorm’ User Guide present in the IC 5141/IC61 installation for further information on VAVO/VAEO.