SlideShare a Scribd company logo
1 of 20
Under the guidence of
Mr S.Edukondalu
(Asst Prof)
Presented By
K.BHARATH NAIDU K.KRANTHIKUMAR
(11GE1A0438) (11GE1A0439)
Dept of ECE Dept of ECE
OUTLINE
 INTRODUCTION
 SPECIFICATION
 CODEC
 CODEC DESCRIPTION
 1) ENCODING
2) DECODING
 DETECTION OF FORBIDDEN PATTERN
 GENERATION OF FIBONACCI SERIES
CROSSTALK &RAISING OF GLITCH
 PROPOSED SOLUTIONS
 FINITE STATE MACHINE
 RESULTS AND CONCLUSION
•Integrated Circuit(IC) design has seen a revolutionary
progress in the past two decades with shrinking sizes of
VLSI fabrication processes.
• This has an advantage of fabricating millions of
transistors in a single chip IC. This paper focuses on
design and implementation of an efficient CODEC which
uses Forbidden Pattern Free (FPF), Fibonacci based
Number System (FNS) for bus encoding. Our approach
of CODEC design greatly increases the speed
(approximately greater than 2.5 times)
SPECIFICATION
 Design of Fibonacci series generation for 32-bit
system
 Detection of Forbidden patterns like 101 & 010 in
series patterns
What is a Codec ?
 Codec stands for encoder/Decoder or
Compressor/De-compressor
 It is a software or hardware that compresses and
decompresses audio, video data & text streams.
 Codec are of two types (lossy and lossless)
Text Codec's
 A Text Codec is a function that transforms text
into (when encoding) or out of (when decoding)
another kind of representation. Usually, the most
human-readable representation is said to be
"decoded".
 "Encoders" will turn the (selected or whole) text
into something less readable, "Decoders" try to
revert those effects as good as possible.
Codec(encoder)
 An encoder is a device, circuit, transducer,
software program, algorithm or person that
converts information from one format or code to
another, for the purposes of standardization,
speed, secrecy, security or compressions
Codec(decoder)
 A decoder is a device which does the reverse
operation of an encoder undoing the encoding so
that the original information can be retrieved.
CROSSTALK
 It is a phenomenon by which a signal transmitted on one
circuit or channel of a transmission system creates an
undesired effect in another circuit
Glitch
Proposed solutions
Solutions for crosstalk
physical methods logical methods
Shielding
process
Moving a
part
Fib ionic
series
Forbidden
pattern
FORBIDDEN PATTERN
 The series of numbers 101 and 010 are represents Forbidden
series pattern is actually nothing but the continuous change in
the inputs given
 i.e. it consists of two pattern in binary system
(101 & 010)
 Let us take an example 10100111001
FIBONACCI SERIES
 By definition, the first two numbers in the Fibonacci or
fib-ionic sequence are 1 and 1, or 0 and 1, depending on
the chosen starting point of the sequence, and each
subsequent number is the sum of the previous two.
A FINITE-STATE MACHINE (FSM) OR
FINITE-STATE AUTOMATON
 It is a simply a state machine, is a mathematical model
of computation used to design both computer
programs and sequential logic circuits. In control
applications, two types are distinguished
 1) Meelay FSM
 2) Moore FSM
Moore machine
 The FSM uses only entry actions, i.e., output depends only
on the state. The advantage of the Moore model is a
simplification of the behaviour.
The state transition
diagram
The total number of
states in the Moore
state are been
represented by n states
Mealy machine:
 The FSM uses only input actions, i.e., output depends
on input and state. The use of a Mealy FSM leads
often to a reduction of the number of states
FORBIDDEN SERIES DETECTIONAND
FIBONACCI SERIES GENERATION
 The block diagram of the combination of both (FSP) & (FPF)
The input (forbidden series ) is been given to the
Fibonacci generator ..if the output is correct it is send to the
acknowledgement..or else if the glitch is formed then the
pattern is resend through as input up till the acknowledgement
is formed
Functional Simulation
Generation of forbidden series
Generation of Fibonacci series
Synthesis report
Conclusion
 Design of CODEC by Forbidden pattern detection
in Fib ionic series
 For fib ionic series generation we used
behavioural modelling
 For forbidden pattern generation we used FSM-
Mealy state machine
Future Scope
Design of video & audio – codec for crosstalk
avoidance
Efficient CODEC Design Using Forbidden Pattern Free Fibonacci Number System

More Related Content

What's hot

Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGA
Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGAVoice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGA
Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGAIJERA Editor
 
An Extended Approach for Online Testing of Reversible Circuits
An Extended Approach for Online Testing of Reversible CircuitsAn Extended Approach for Online Testing of Reversible Circuits
An Extended Approach for Online Testing of Reversible CircuitsIOSR Journals
 
Implementation of Viterbi Decoder on FPGA to Improve Design
Implementation of Viterbi Decoder on FPGA to Improve DesignImplementation of Viterbi Decoder on FPGA to Improve Design
Implementation of Viterbi Decoder on FPGA to Improve Designijsrd.com
 
IJCER (www.ijceronline.com) International Journal of computational Engineeri...
 IJCER (www.ijceronline.com) International Journal of computational Engineeri... IJCER (www.ijceronline.com) International Journal of computational Engineeri...
IJCER (www.ijceronline.com) International Journal of computational Engineeri...ijceronline
 
Differential 8 PSK code with multisymbol interleaving
Differential 8 PSK code with multisymbol interleavingDifferential 8 PSK code with multisymbol interleaving
Differential 8 PSK code with multisymbol interleavingSaša Đorđević
 
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveFPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveIJORCS
 
RISC Implementation Of Digital IIR Filter in DSP
RISC Implementation Of Digital IIR Filter in DSPRISC Implementation Of Digital IIR Filter in DSP
RISC Implementation Of Digital IIR Filter in DSPiosrjce
 
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsMultiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsIJERA Editor
 
E0364025031
E0364025031E0364025031
E0364025031theijes
 
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...VLSICS Design
 

What's hot (16)

Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGA
Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGAVoice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGA
Voice Activity Detector of Wake-Up-Word Speech Recognition System Design on FPGA
 
An Extended Approach for Online Testing of Reversible Circuits
An Extended Approach for Online Testing of Reversible CircuitsAn Extended Approach for Online Testing of Reversible Circuits
An Extended Approach for Online Testing of Reversible Circuits
 
Implementation of Viterbi Decoder on FPGA to Improve Design
Implementation of Viterbi Decoder on FPGA to Improve DesignImplementation of Viterbi Decoder on FPGA to Improve Design
Implementation of Viterbi Decoder on FPGA to Improve Design
 
IJCER (www.ijceronline.com) International Journal of computational Engineeri...
 IJCER (www.ijceronline.com) International Journal of computational Engineeri... IJCER (www.ijceronline.com) International Journal of computational Engineeri...
IJCER (www.ijceronline.com) International Journal of computational Engineeri...
 
Differential 8 PSK code with multisymbol interleaving
Differential 8 PSK code with multisymbol interleavingDifferential 8 PSK code with multisymbol interleaving
Differential 8 PSK code with multisymbol interleaving
 
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveFPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
 
RISC Implementation Of Digital IIR Filter in DSP
RISC Implementation Of Digital IIR Filter in DSPRISC Implementation Of Digital IIR Filter in DSP
RISC Implementation Of Digital IIR Filter in DSP
 
Resume
ResumeResume
Resume
 
Turbo Code
Turbo Code Turbo Code
Turbo Code
 
Presentation_1367227974797
Presentation_1367227974797Presentation_1367227974797
Presentation_1367227974797
 
Otl 552 model
Otl 552 modelOtl 552 model
Otl 552 model
 
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsMultiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
 
Research Paper
Research PaperResearch Paper
Research Paper
 
E0364025031
E0364025031E0364025031
E0364025031
 
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
 
Nfa user's manual v2.2
Nfa user's manual v2.2Nfa user's manual v2.2
Nfa user's manual v2.2
 

Viewers also liked

A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...
A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...
A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...a_elmoslimany
 
7 convolutional codes
7 convolutional codes7 convolutional codes
7 convolutional codesVarun Raj
 
Triple arthrodesis seminar by Dr Chirag Patel
Triple arthrodesis seminar by Dr Chirag PatelTriple arthrodesis seminar by Dr Chirag Patel
Triple arthrodesis seminar by Dr Chirag PatelChirag Patel
 
Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)Imesha Perera
 
Errror Detection and Correction
Errror Detection and CorrectionErrror Detection and Correction
Errror Detection and CorrectionMahesh Kumar Attri
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correctionSiddique Ibrahim
 
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrcError control, parity check, check sum, vrc
Error control, parity check, check sum, vrcHuawei Technologies
 
Computer Networks - Error Detection & Error Correction
Computer Networks - Error Detection & Error CorrectionComputer Networks - Error Detection & Error Correction
Computer Networks - Error Detection & Error CorrectionSaikrishna Tanguturu
 

Viewers also liked (9)

A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...
A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...
A New Communication Scheme Implying Amplitude-Limited Inputs and Signal-Depen...
 
Ch10
Ch10Ch10
Ch10
 
7 convolutional codes
7 convolutional codes7 convolutional codes
7 convolutional codes
 
Triple arthrodesis seminar by Dr Chirag Patel
Triple arthrodesis seminar by Dr Chirag PatelTriple arthrodesis seminar by Dr Chirag Patel
Triple arthrodesis seminar by Dr Chirag Patel
 
Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)Parity check(Error Detecting Codes)
Parity check(Error Detecting Codes)
 
Errror Detection and Correction
Errror Detection and CorrectionErrror Detection and Correction
Errror Detection and Correction
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correction
 
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrcError control, parity check, check sum, vrc
Error control, parity check, check sum, vrc
 
Computer Networks - Error Detection & Error Correction
Computer Networks - Error Detection & Error CorrectionComputer Networks - Error Detection & Error Correction
Computer Networks - Error Detection & Error Correction
 

Similar to Efficient CODEC Design Using Forbidden Pattern Free Fibonacci Number System

A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEM
A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEMA NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEM
A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEMVLSICS Design
 
C211824
C211824C211824
C211824irjes
 
Iaetsd vlsi implementation of efficient convolutional
Iaetsd vlsi implementation of efficient convolutionalIaetsd vlsi implementation of efficient convolutional
Iaetsd vlsi implementation of efficient convolutionalIaetsd Iaetsd
 
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...IRJET Journal
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
 
Fpga applications using hdl
Fpga applications using hdlFpga applications using hdl
Fpga applications using hdlSankarshan D
 
Fault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch CodesFault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch CodesIJERA Editor
 
Types Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleTypes Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleLeslie Lee
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...IOSR Journals
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...IOSR Journals
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...IOSR Journals
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...IOSR Journals
 

Similar to Efficient CODEC Design Using Forbidden Pattern Free Fibonacci Number System (20)

A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEM
A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEMA NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEM
A NOVEL APPROACH FOR LOWER POWER DESIGN IN TURBO CODING SYSTEM
 
C211824
C211824C211824
C211824
 
vorlage
vorlagevorlage
vorlage
 
Iaetsd vlsi implementation of efficient convolutional
Iaetsd vlsi implementation of efficient convolutionalIaetsd vlsi implementation of efficient convolutional
Iaetsd vlsi implementation of efficient convolutional
 
D04561722
D04561722D04561722
D04561722
 
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
Optimizing Data Encoding Technique For Dynamic Power Reduction In Network On ...
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
40120140504012
4012014050401240120140504012
40120140504012
 
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
 
Fpga applications using hdl
Fpga applications using hdlFpga applications using hdl
Fpga applications using hdl
 
Fault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch CodesFault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch Codes
 
Ff34970973
Ff34970973Ff34970973
Ff34970973
 
My Project
My ProjectMy Project
My Project
 
Types Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleTypes Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected Granule
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
 
E010132736
E010132736E010132736
E010132736
 
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...Implementation of an Improved Microcontroller Based Moving Message Display Sy...
Implementation of an Improved Microcontroller Based Moving Message Display Sy...
 
J017635664
J017635664J017635664
J017635664
 

Recently uploaded

Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfAsst.prof M.Gokilavani
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptJasonTagapanGulla
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitterShivangiSharma879191
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 

Recently uploaded (20)

young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.ppt
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 

Efficient CODEC Design Using Forbidden Pattern Free Fibonacci Number System

  • 1. Under the guidence of Mr S.Edukondalu (Asst Prof) Presented By K.BHARATH NAIDU K.KRANTHIKUMAR (11GE1A0438) (11GE1A0439) Dept of ECE Dept of ECE
  • 2. OUTLINE  INTRODUCTION  SPECIFICATION  CODEC  CODEC DESCRIPTION  1) ENCODING 2) DECODING  DETECTION OF FORBIDDEN PATTERN  GENERATION OF FIBONACCI SERIES CROSSTALK &RAISING OF GLITCH  PROPOSED SOLUTIONS  FINITE STATE MACHINE  RESULTS AND CONCLUSION
  • 3. •Integrated Circuit(IC) design has seen a revolutionary progress in the past two decades with shrinking sizes of VLSI fabrication processes. • This has an advantage of fabricating millions of transistors in a single chip IC. This paper focuses on design and implementation of an efficient CODEC which uses Forbidden Pattern Free (FPF), Fibonacci based Number System (FNS) for bus encoding. Our approach of CODEC design greatly increases the speed (approximately greater than 2.5 times)
  • 4. SPECIFICATION  Design of Fibonacci series generation for 32-bit system  Detection of Forbidden patterns like 101 & 010 in series patterns
  • 5. What is a Codec ?  Codec stands for encoder/Decoder or Compressor/De-compressor  It is a software or hardware that compresses and decompresses audio, video data & text streams.  Codec are of two types (lossy and lossless)
  • 6. Text Codec's  A Text Codec is a function that transforms text into (when encoding) or out of (when decoding) another kind of representation. Usually, the most human-readable representation is said to be "decoded".  "Encoders" will turn the (selected or whole) text into something less readable, "Decoders" try to revert those effects as good as possible.
  • 7. Codec(encoder)  An encoder is a device, circuit, transducer, software program, algorithm or person that converts information from one format or code to another, for the purposes of standardization, speed, secrecy, security or compressions
  • 8. Codec(decoder)  A decoder is a device which does the reverse operation of an encoder undoing the encoding so that the original information can be retrieved.
  • 9. CROSSTALK  It is a phenomenon by which a signal transmitted on one circuit or channel of a transmission system creates an undesired effect in another circuit Glitch
  • 10. Proposed solutions Solutions for crosstalk physical methods logical methods Shielding process Moving a part Fib ionic series Forbidden pattern
  • 11. FORBIDDEN PATTERN  The series of numbers 101 and 010 are represents Forbidden series pattern is actually nothing but the continuous change in the inputs given  i.e. it consists of two pattern in binary system (101 & 010)  Let us take an example 10100111001
  • 12. FIBONACCI SERIES  By definition, the first two numbers in the Fibonacci or fib-ionic sequence are 1 and 1, or 0 and 1, depending on the chosen starting point of the sequence, and each subsequent number is the sum of the previous two.
  • 13. A FINITE-STATE MACHINE (FSM) OR FINITE-STATE AUTOMATON  It is a simply a state machine, is a mathematical model of computation used to design both computer programs and sequential logic circuits. In control applications, two types are distinguished  1) Meelay FSM  2) Moore FSM
  • 14. Moore machine  The FSM uses only entry actions, i.e., output depends only on the state. The advantage of the Moore model is a simplification of the behaviour. The state transition diagram The total number of states in the Moore state are been represented by n states
  • 15. Mealy machine:  The FSM uses only input actions, i.e., output depends on input and state. The use of a Mealy FSM leads often to a reduction of the number of states
  • 16. FORBIDDEN SERIES DETECTIONAND FIBONACCI SERIES GENERATION  The block diagram of the combination of both (FSP) & (FPF) The input (forbidden series ) is been given to the Fibonacci generator ..if the output is correct it is send to the acknowledgement..or else if the glitch is formed then the pattern is resend through as input up till the acknowledgement is formed
  • 17. Functional Simulation Generation of forbidden series Generation of Fibonacci series
  • 19. Conclusion  Design of CODEC by Forbidden pattern detection in Fib ionic series  For fib ionic series generation we used behavioural modelling  For forbidden pattern generation we used FSM- Mealy state machine Future Scope Design of video & audio – codec for crosstalk avoidance