SlideShare a Scribd company logo
1 of 4
Download to read offline
MD Abdul Khader et al Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599

RESEARCH ARTICLE

www.ijera.com

OPEN ACCESS

Implementation of Scaled Down Model of Heterogeneous
Spectrometers for Radio Astronomy Applications Using Xilinx
Fpgas
Korani Ravinder M.Tech, [Ph.D]1, Md Abdul Khader M.Tech2, H.Narasimha
Rao, M.Tech3
¹ Asst. Professor, ECE Department, VIFCET, JNTU Hyderabad,
² M.Tech Student, ECE Department VIFCET, JNTU Hyderabad,
³ Asst. Professor, ECE Department, VIFCET, JNTU Hyderabad,

Abstract
we have developed a software package to automatically generate spectrometers with minimal user
input.Spectrometer design is often done by building the instrument from scratch. We have automated this
design, creating a parameterized spectrometer that only requires a recompile to implement a change in
specification. This spectrometer combines FPGAs and GPUs, doing coarse channelization on the FPGA and
sending each subband to the GPUs for further processing. The server software is designed for flexibility,
allowing astronomers to easily modify the processing algorithm run on the GPU and customize the instrument to
their science goals. This project is about a heterogeneous design, allowing us to benefit from the strengths of
FPGAs. A design called the Packetized Astronomy Signal Processor, or PASP. In this project a scaled down
version of spectrometers are implemented for radio astronomy applications using VHDL for Xilinx FPGA
platform. Modelsim Xilinx edition (MXE) will be used for simulation and functional verification. Xilinx ISE
will be used for synthesis, P&R and bit file generation. Xilinx FPGA board will be used for testing and
demonstration of the implemented system. The final results in FPGA shall be verified with chipscope where the
packetized spectrum data can be seen.

I.

Introduction

The need for high bandwidth spectroscopy
manifests in many different radio astronomy
applications. Keeping up with increasing computation
demands has often resulted in the specialized design
of spectrometers. At the Collaboration for Astronomy
Signal Processing and Electronics Research
(CASPER), we have developed a software package to
automatically generate spectrometers for a variety of
applications.
The CASPER FPGA libraries were
developed to mitigate the need to redevelop common
signal processing blocks for every new instrument [1].
Parameterized blocks such as FFTs and digital downconverters can easily be used to design many different
instruments. Coupled with open source FPGA boards,
such as the ROACH (Reconfigurable Open
Architecture Computing Hardware), the CASPER
libraries provide a useful toolbox for radio astronomy
instrumentation development. This work extends the
CASPER philosophy, demonstrating that entire
instruments can be generated with minimal user input.
Rather than designing a completely different
instrument for every different specification, this
software package is parameterized so a change in
specification only requires a recompile.
The software package includes an FPGA
design and server software to do spectroscopy, as well
www.ijera.com

as server benchmarks used to determine an optimal
instrument configuration. Both the FPGA and server
software are parameterized, allowing for rapid
deployment of a working spectrometer that is
configured to take full advantage of available
computing resources. We implement the instrument on
a heterogeneous cluster consisting of both FPGAs and
GPUs to take advantage of the benefits provided by
both platforms. High level parameters in this package
allow us to use FPGAs while abstracting away
implementation details specific to the FPGA. To give
the user control over their data processing algorithm,
an application specific GPU program can be written
and easily interfaced with the existing receive
software in the package.

II.

Radio Astronomy Applications

This instrument has a wide variety of
potential applications due to the flexibility of the
server software. In this section, we describe a few
specific applications than can make use of this
package.
In the search for extraterrestrial intelligence
(SETI), the ability to keep up with changes in
technology allows searching instrumentation to stay
on the leading edge of sensitivity. SETI aims to
process the maximum bandwidth possible with very
high resolution spectroscopy. This instrument allows
1596 | P a g e
MD Abdul Khader et al Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599
SETI projects to easily keep up with
improvements on the telescope and increasing
computational power. An increase in detector
bandwidth, improving the breadth of the search, can
be processed simply recompiling the FPGA
design and distributing the extra subbands to new
servers. As computation improves, the instrument can
be reconfigured to send more bandwidth to each
computer, reducing the required cluster size, or
improve the resolution of the instrument by doing a
larger FFT on the server.
This design also has applications in pulsar
science. The fast channelization on the FPGA with no
data reduction makes it an ideal pulsar spectrometer,
since no information is lost before sending the data to
the servers. GPUs provide a good platform for pulsar
processing algorithms such as coherent dedispersion
[2], which can easily be used as the processing
function for the server software distributed in our
package. Similar to SETI instruments, pulsar
instruments designed using this package can also keep
up with improvements in technology with a simple
recompile.

III.

Instrument Architecture

The instruments generated with this package
use a heterogeneous design, allowing us to benefit
from the strengths of FPGAs and GPUs. The FPGA
board is able to sample and process very high
bandwidths that a single CPU or GPU would not be
able to manage; once the FPGA has split up the band
the GPU provides a platform that is easier than an
FPGA to program but still provides high compute
power.
The WOLA or Polyphase FFT

www.ijera.com

www.ijera.com

The implementation of WOLA DFT
structuresis as shown in the above figure where all
lines represent complex data. The input sample is
divided into frames of D samples and they are
passed into a delay line. After they are weighted by
the filter impulse response, then it is divided into
blocks of K samples and overlapped to pass through
the FFT. Finally the phase of the outputs is corrected.
A design called the Packetized Astronomy
Signal Processor, or PASP, is run on the FPGA. PASP
splits up the large band into smaller bands that can be
processed using o_ the shelf servers. The subbands are
put into packets on the FPGA and sent over a 10
gigabit Ethernet switch to a cluster of servers. The
servers receive the data from the switch and process it
using spectroscopy software provided in the software
package or special purpose application software
written by the user and linked into the provided packet
processing infrastructure.
Figure 1 shows a high level view of a
spectrometer that could be designed with this package.
In this example, a ROACH board divides the input
band into 64 subbands and sends them out to a 16
server cluster. An ADC is used to digitize data from
the telescope and connects to the ROACH board via
Z-DOK connectors. The digitized data is split into 64
subbands and sent through a 10 gigabit Ethernet
switch. Each server in the cluster receives and
processes 4 subbands.

1597 | P a g e
MD Abdul Khader et al Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599

www.ijera.com

Figure 1: Example high level instrument architecture.
3.1 FPGA DESIGN
Figure 2 gives an overview of the dataflow
through the FPGA. The FPGA interfaces to a single
ADC board that simultaneously digitizes 2 signals.
Each signal can be sampled at a maximum rate of
1Msps. The samples are sent into a polyphase filter
bank (PFB), consisting of an FIR filter and an FFT,
which breaks up the entire bandwidth sampled by the

ADC into smaller subbands. After dividing up the
subbands, each band is rescaled. This step allows us to
compensate for the shape of the analog filter feeding
data into the ADC. After rescaling, the FPGA forms
packets where each packet contains data from a single
subband. The packets are sent out over CX4 ports to a
10 gigabit Ethernet switch.

Figure 2: PASP Data flow design
PASP is designed for flexibility. Building on
the CASPER goal to automate the design of
commonly used signal processing elements such as
FFTs and digital down converters, PASP
automatically designs an entire FPGA instrument
using only a few parameters. The user can input the
desired number of subbands, CPU/GPU cluster size,
and packet size and a new design is automatically
generated in Simulink.
3.2 SERVER BENCHMARKING
PASP has proven useful in many applications
by itself, but the goal of automatically generating a
spectrometer for any cluster requires more than just a
www.ijera.com

reconfigurable FPGA design. It is dificult to determine
what size the subbands or the cluster should be
without knowing how much data the target servers can
receive and process. Our benchmarking tools are
designed to quickly determine how much bandwidth a
server is capable of handling so the PASP parameters
can be set appropriately.
We have developed a general purpose
benchmark to test the networking capability of a
server. This test uses an FPGA design to generate 10
gigabit Ethernet packets and transmits them to the
server under test. The FPGA design has a runtime
programable packet size and packet rate. The packet
size is set to the largest size allowed by the server and
1598 | P a g e
MD Abdul Khader et al Int. Journal of Engineering Research and Application
ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599
the packet rate is initially set low and ramped up while
the receive software running on the server checks for
dropped packets. By searching for the highest
bandwidth with no dropped packets, we find the
maximum allowable data rate where the server should
reliably receive all the data.
While specific processing algorithms may
vary between scientific applications, an FFT
benchmark provides insight into possible processing
requirements for a variety of radio astronomy
applications. We developed an FFT benchmark using
CUFFT, the CUDA FFT library, which supports FFT
of arbitrary sizes and allows them to be run in batches
on the GPU. Our benchmark tests a variety of FFT
sizes and batch sizes. In general, we have found that
running larger FFTs and batching many FFTs together
is necessary to fully take advantage of the computing
resources on GPU. Running this benchmark allows us
to determine the maximum bandwidth that can be
processed with the available resources.
Using these benchmarks, we can see how
much compute power is provided by the server and
determine the parameters that need to be entered into
PASP. The benchmarks also allow us to identify
potential bottlenecks by comparing the maximum
bandwidth the server can receive to the maximum
bandwidth the server can process. If the system is
upgraded to reduce bottlenecks, it is easy to retest the
server and recompile a PASP design that takes
advantage of the new resources.
3.3 SERVER SOFTWARE
Our package includes spectroscopy software
that interfaces with the PASP design. This software
receives
data over an Ethernet port and transfers it from the
CPU to the GPU. The GPU runs an FFT and then
sends the data back to the CPU to be recorded. The
GPU software, like the GPU benchmark, uses the
CUFFT library to run FFT. The FFT size depends on
the desired resolution for a specific application and an
efficient batch size can be determined by running the
FFT benchmark to find the best batch size for the
given FFT size.
The server software was designed so other
applications could easily be implemented on the GPU
without altering or rewriting the receive code that
interprets the packet headers and transfers data to the
GPU. Once the data is on the GPU, the software calls
a process function and passes it a pointer to the GPU
data. An initialization function is called before the
data processing begins to do any setup needed by the
processing function, and an corresponding destroy
function cleans up once the processing is complete. In
the spectroscopy software included in the package, the
initialization function creates the FFT plan, the
processing function calls CUFFT, and the destroy
function deletes the FFT plan. Modifying the
application run on the GPU simply requires a
www.ijera.com

www.ijera.com

redefinition of these three functions. Using this
interface, we successfully replaced the CUFFT
processing with software developed for SETI searches
designed by Kondo et al. [3].

IV.

CONCLUSION AND FUTURE
WORK

In this paper, we describe a radio astronomy
instrument that is easily reconfigured to suit a variety
of applications. This style of instrument design can be
extended to a heterogeneous cluster running multiple
processing algorithms at the same time. Many
algorithms require the data to be broken up into
subbands before it can be processed by the server
which can be done on the same FPGA. Using
multicast packets, multiple servers can subscribe to
the same subbands generated on by PASP and process
them in different ways.
This style of instrument design greatly
accelerates time to science for many projects.
Separating the implementation of the instrument from
the hardware specification has created a design that
works well for a variety of computational resources
and applications. As resources improve, the
instrument can improve along with them, providing
the opportunity to do new science that wasn't possible
before.

REFERENCE:
[1]

[2]

[3]

A Parsons et al. Petaop/second fpga signal
processing for seti and radio astronomy.
Signals, Systems and Computers, 2006.
ACSSC '06. Fortieth Asilomar Conference
on, pages 2031 { 2035, 2006.
S. M. Ransom, P. Demorest, J. Ford, R.
McCullough, J. Ray, R. DuPlain, and P.
Brandt. GUPPI: Green Bank Ultimate Pulsar
Processing
Instrument.
In
American
Astronomical Society Meeting Abstracts
#214, volume 214 of American Astronomical
Society Meeting Abstracts, December 2009.
Hirofumi Kondo, Eric Heien, Masao Okita,
Dan Werthimer, and Kenichi Hagihara. A
multigpu spectrometer system for real-time
wide bandwidth radio signal analysis. ISPA
'10: Proceedings of the Inter- national
Symposium on Parallel and Distributed
Processing with Applications, Sep 2010.

1599 | P a g e

More Related Content

What's hot

IJSRED-V1I1P2
IJSRED-V1I1P2IJSRED-V1I1P2
IJSRED-V1I1P2IJSRED
 
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry Pi
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry PiIRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry Pi
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry PiIRJET Journal
 
FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter IJECEIAES
 
Implementation of switching controller for the internet router
Implementation of switching controller for the internet routerImplementation of switching controller for the internet router
Implementation of switching controller for the internet routerIAEME Publication
 
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...S3 Infotech IEEE Projects
 
Secure remote protocol for fpga reconfiguration
Secure remote protocol for fpga reconfigurationSecure remote protocol for fpga reconfiguration
Secure remote protocol for fpga reconfigurationeSAT Publishing House
 
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...IJECEIAES
 
SOC-Based Sensor Mote Design
SOC-Based Sensor Mote DesignSOC-Based Sensor Mote Design
SOC-Based Sensor Mote Designijmnct
 
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224Master Thesis, Tomas Elgeryd, IR-SB-EX-0224
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224Tomas Elgeryd Ahnlund
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...Analog Devices, Inc.
 
FPGA Debug Using Incremental Trace Buffer
FPGA Debug Using Incremental Trace BufferFPGA Debug Using Incremental Trace Buffer
FPGA Debug Using Incremental Trace Bufferpaperpublications3
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Sucharita Saha
 
IBM 40Gb Ethernet - A competitive alternative to Infiniband
IBM 40Gb Ethernet - A competitive alternative to InfinibandIBM 40Gb Ethernet - A competitive alternative to Infiniband
IBM 40Gb Ethernet - A competitive alternative to InfinibandAngel Villar Garea
 
Wireless data transmission through uart port using arm & rf transceiver
Wireless data transmission through uart port using arm & rf transceiverWireless data transmission through uart port using arm & rf transceiver
Wireless data transmission through uart port using arm & rf transceivereSAT Publishing House
 
M Traxler TRB and Trasgo
M Traxler  TRB and TrasgoM Traxler  TRB and Trasgo
M Traxler TRB and TrasgoMiguel Morales
 
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...MDC_UNICA
 
Emerging Networking Technologies for Industrial Applications
Emerging Networking Technologies for Industrial ApplicationsEmerging Networking Technologies for Industrial Applications
Emerging Networking Technologies for Industrial ApplicationsPrasant Misra
 

What's hot (20)

Ijcnc050206
Ijcnc050206Ijcnc050206
Ijcnc050206
 
J010234960
J010234960J010234960
J010234960
 
IJSRED-V1I1P2
IJSRED-V1I1P2IJSRED-V1I1P2
IJSRED-V1I1P2
 
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry Pi
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry PiIRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry Pi
IRJET - Wireless Transmission of Data using LDPC Codes based on Raspberry Pi
 
FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter FPGA Implementation of Higher Order FIR Filter
FPGA Implementation of Higher Order FIR Filter
 
ICIECA 2014 Paper 10
ICIECA 2014 Paper 10ICIECA 2014 Paper 10
ICIECA 2014 Paper 10
 
Implementation of switching controller for the internet router
Implementation of switching controller for the internet routerImplementation of switching controller for the internet router
Implementation of switching controller for the internet router
 
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...Vlsi IEEE 2014 titles  2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
Vlsi IEEE 2014 titles 2014_2015_CSE/IT/ECE/EEE/ STUDENTS IN CHENNAI (S3 INFO...
 
Secure remote protocol for fpga reconfiguration
Secure remote protocol for fpga reconfigurationSecure remote protocol for fpga reconfiguration
Secure remote protocol for fpga reconfiguration
 
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...
Performance Analysis of IEEE 802.15.4 Transceiver System under Adaptive White...
 
SOC-Based Sensor Mote Design
SOC-Based Sensor Mote DesignSOC-Based Sensor Mote Design
SOC-Based Sensor Mote Design
 
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224Master Thesis, Tomas Elgeryd, IR-SB-EX-0224
Master Thesis, Tomas Elgeryd, IR-SB-EX-0224
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
 
FPGA Debug Using Incremental Trace Buffer
FPGA Debug Using Incremental Trace BufferFPGA Debug Using Incremental Trace Buffer
FPGA Debug Using Incremental Trace Buffer
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
 
IBM 40Gb Ethernet - A competitive alternative to Infiniband
IBM 40Gb Ethernet - A competitive alternative to InfinibandIBM 40Gb Ethernet - A competitive alternative to Infiniband
IBM 40Gb Ethernet - A competitive alternative to Infiniband
 
Wireless data transmission through uart port using arm & rf transceiver
Wireless data transmission through uart port using arm & rf transceiverWireless data transmission through uart port using arm & rf transceiver
Wireless data transmission through uart port using arm & rf transceiver
 
M Traxler TRB and Trasgo
M Traxler  TRB and TrasgoM Traxler  TRB and Trasgo
M Traxler TRB and Trasgo
 
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...
A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflo...
 
Emerging Networking Technologies for Industrial Applications
Emerging Networking Technologies for Industrial ApplicationsEmerging Networking Technologies for Industrial Applications
Emerging Networking Technologies for Industrial Applications
 

Viewers also liked

Report prospectus global_mobile_operators_strategies_payments_banking
Report prospectus global_mobile_operators_strategies_payments_bankingReport prospectus global_mobile_operators_strategies_payments_banking
Report prospectus global_mobile_operators_strategies_payments_bankingIntelligo Consulting
 
Western Timberland Market Update Wwotf8
Western Timberland Market Update Wwotf8Western Timberland Market Update Wwotf8
Western Timberland Market Update Wwotf8Roger Lord
 
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGES
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGESEFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGES
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGESijcnac
 
Misconceptions skeptics ened6126
Misconceptions skeptics ened6126Misconceptions skeptics ened6126
Misconceptions skeptics ened6126kpoppleton
 
Instrumentation engineer performance appraisal
Instrumentation engineer performance appraisalInstrumentation engineer performance appraisal
Instrumentation engineer performance appraisalpeterlousi
 
Aprendizaje significativo
Aprendizaje significativoAprendizaje significativo
Aprendizaje significativoKatherin Lemus
 
32 Ways a Digital Marketing Consultant Can Help Grow Your Business
32 Ways a Digital Marketing Consultant Can Help Grow Your Business32 Ways a Digital Marketing Consultant Can Help Grow Your Business
32 Ways a Digital Marketing Consultant Can Help Grow Your BusinessBarry Feldman
 

Viewers also liked (8)

Report prospectus global_mobile_operators_strategies_payments_banking
Report prospectus global_mobile_operators_strategies_payments_bankingReport prospectus global_mobile_operators_strategies_payments_banking
Report prospectus global_mobile_operators_strategies_payments_banking
 
Western Timberland Market Update Wwotf8
Western Timberland Market Update Wwotf8Western Timberland Market Update Wwotf8
Western Timberland Market Update Wwotf8
 
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGES
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGESEFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGES
EFFICIENT IMAGE COMPRESSION USING LAPLACIAN PYRAMIDAL FILTERS FOR EDGE IMAGES
 
Misconceptions skeptics ened6126
Misconceptions skeptics ened6126Misconceptions skeptics ened6126
Misconceptions skeptics ened6126
 
Instrumentation engineer performance appraisal
Instrumentation engineer performance appraisalInstrumentation engineer performance appraisal
Instrumentation engineer performance appraisal
 
Irena Ilieva from the village of Slavyani
Irena Ilieva from the village of SlavyaniIrena Ilieva from the village of Slavyani
Irena Ilieva from the village of Slavyani
 
Aprendizaje significativo
Aprendizaje significativoAprendizaje significativo
Aprendizaje significativo
 
32 Ways a Digital Marketing Consultant Can Help Grow Your Business
32 Ways a Digital Marketing Consultant Can Help Grow Your Business32 Ways a Digital Marketing Consultant Can Help Grow Your Business
32 Ways a Digital Marketing Consultant Can Help Grow Your Business
 

Similar to Jg3515961599

A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGAA LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGAIRJET Journal
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmAngie Lee
 
Revised Project Proposal
Revised Project ProposalRevised Project Proposal
Revised Project ProposalPaulo Borges
 
Architecture of a novel configurable
Architecture of a novel configurableArchitecture of a novel configurable
Architecture of a novel configurableVLSICS Design
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jpsjpsvenn
 
transforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdftransforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdfJunaidKhan188662
 
IRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET Journal
 
Serial interface module for ethernet based applications
Serial interface module for ethernet based applicationsSerial interface module for ethernet based applications
Serial interface module for ethernet based applicationseSAT Journals
 
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKAN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKcsijjournal
 
Smartphone fpga based balloon payload using cots components
Smartphone fpga based balloon payload using cots componentsSmartphone fpga based balloon payload using cots components
Smartphone fpga based balloon payload using cots componentseSAT Journals
 
Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card  Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card VLSICS Design
 
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Roberto Uribeetxeberria
 
Improvements in space radiation-tolerant FPGA implementation of land surface ...
Improvements in space radiation-tolerant FPGA implementation of land surface ...Improvements in space radiation-tolerant FPGA implementation of land surface ...
Improvements in space radiation-tolerant FPGA implementation of land surface ...IJECEIAES
 
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSHIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSijngnjournal
 

Similar to Jg3515961599 (20)

A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGAA LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 Algorithm
 
Revised Project Proposal
Revised Project ProposalRevised Project Proposal
Revised Project Proposal
 
Architecture of a novel configurable
Architecture of a novel configurableArchitecture of a novel configurable
Architecture of a novel configurable
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
 
Fu3310321039
Fu3310321039Fu3310321039
Fu3310321039
 
transforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdftransforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdf
 
An efficient high performance reconfigurable canonical sign digit architectu...
An efficient high performance reconfigurable canonical sign  digit architectu...An efficient high performance reconfigurable canonical sign  digit architectu...
An efficient high performance reconfigurable canonical sign digit architectu...
 
0507036
05070360507036
0507036
 
Br4201458461
Br4201458461Br4201458461
Br4201458461
 
IRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from Saltpetre
 
Serial interface module for ethernet based applications
Serial interface module for ethernet based applicationsSerial interface module for ethernet based applications
Serial interface module for ethernet based applications
 
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKAN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
 
Smartphone fpga based balloon payload using cots components
Smartphone fpga based balloon payload using cots componentsSmartphone fpga based balloon payload using cots components
Smartphone fpga based balloon payload using cots components
 
Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card  Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card
 
Main (3)
Main (3)Main (3)
Main (3)
 
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
 
Improvements in space radiation-tolerant FPGA implementation of land surface ...
Improvements in space radiation-tolerant FPGA implementation of land surface ...Improvements in space radiation-tolerant FPGA implementation of land surface ...
Improvements in space radiation-tolerant FPGA implementation of land surface ...
 
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKSHIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
HIGH PERFORMANCE ETHERNET PACKET PROCESSOR CORE FOR NEXT GENERATION NETWORKS
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 

Recently uploaded

What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr BaganFwdays
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsPixlogix Infotech
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsMiki Katsuragi
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity PlanDatabarracks
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfAddepto
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024Lorenzo Miniero
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .Alan Dix
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubKalema Edgar
 

Recently uploaded (20)

What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering Tips
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity Plan
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding Club
 

Jg3515961599

  • 1. MD Abdul Khader et al Int. Journal of Engineering Research and Application ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599 RESEARCH ARTICLE www.ijera.com OPEN ACCESS Implementation of Scaled Down Model of Heterogeneous Spectrometers for Radio Astronomy Applications Using Xilinx Fpgas Korani Ravinder M.Tech, [Ph.D]1, Md Abdul Khader M.Tech2, H.Narasimha Rao, M.Tech3 ¹ Asst. Professor, ECE Department, VIFCET, JNTU Hyderabad, ² M.Tech Student, ECE Department VIFCET, JNTU Hyderabad, ³ Asst. Professor, ECE Department, VIFCET, JNTU Hyderabad, Abstract we have developed a software package to automatically generate spectrometers with minimal user input.Spectrometer design is often done by building the instrument from scratch. We have automated this design, creating a parameterized spectrometer that only requires a recompile to implement a change in specification. This spectrometer combines FPGAs and GPUs, doing coarse channelization on the FPGA and sending each subband to the GPUs for further processing. The server software is designed for flexibility, allowing astronomers to easily modify the processing algorithm run on the GPU and customize the instrument to their science goals. This project is about a heterogeneous design, allowing us to benefit from the strengths of FPGAs. A design called the Packetized Astronomy Signal Processor, or PASP. In this project a scaled down version of spectrometers are implemented for radio astronomy applications using VHDL for Xilinx FPGA platform. Modelsim Xilinx edition (MXE) will be used for simulation and functional verification. Xilinx ISE will be used for synthesis, P&R and bit file generation. Xilinx FPGA board will be used for testing and demonstration of the implemented system. The final results in FPGA shall be verified with chipscope where the packetized spectrum data can be seen. I. Introduction The need for high bandwidth spectroscopy manifests in many different radio astronomy applications. Keeping up with increasing computation demands has often resulted in the specialized design of spectrometers. At the Collaboration for Astronomy Signal Processing and Electronics Research (CASPER), we have developed a software package to automatically generate spectrometers for a variety of applications. The CASPER FPGA libraries were developed to mitigate the need to redevelop common signal processing blocks for every new instrument [1]. Parameterized blocks such as FFTs and digital downconverters can easily be used to design many different instruments. Coupled with open source FPGA boards, such as the ROACH (Reconfigurable Open Architecture Computing Hardware), the CASPER libraries provide a useful toolbox for radio astronomy instrumentation development. This work extends the CASPER philosophy, demonstrating that entire instruments can be generated with minimal user input. Rather than designing a completely different instrument for every different specification, this software package is parameterized so a change in specification only requires a recompile. The software package includes an FPGA design and server software to do spectroscopy, as well www.ijera.com as server benchmarks used to determine an optimal instrument configuration. Both the FPGA and server software are parameterized, allowing for rapid deployment of a working spectrometer that is configured to take full advantage of available computing resources. We implement the instrument on a heterogeneous cluster consisting of both FPGAs and GPUs to take advantage of the benefits provided by both platforms. High level parameters in this package allow us to use FPGAs while abstracting away implementation details specific to the FPGA. To give the user control over their data processing algorithm, an application specific GPU program can be written and easily interfaced with the existing receive software in the package. II. Radio Astronomy Applications This instrument has a wide variety of potential applications due to the flexibility of the server software. In this section, we describe a few specific applications than can make use of this package. In the search for extraterrestrial intelligence (SETI), the ability to keep up with changes in technology allows searching instrumentation to stay on the leading edge of sensitivity. SETI aims to process the maximum bandwidth possible with very high resolution spectroscopy. This instrument allows 1596 | P a g e
  • 2. MD Abdul Khader et al Int. Journal of Engineering Research and Application ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599 SETI projects to easily keep up with improvements on the telescope and increasing computational power. An increase in detector bandwidth, improving the breadth of the search, can be processed simply recompiling the FPGA design and distributing the extra subbands to new servers. As computation improves, the instrument can be reconfigured to send more bandwidth to each computer, reducing the required cluster size, or improve the resolution of the instrument by doing a larger FFT on the server. This design also has applications in pulsar science. The fast channelization on the FPGA with no data reduction makes it an ideal pulsar spectrometer, since no information is lost before sending the data to the servers. GPUs provide a good platform for pulsar processing algorithms such as coherent dedispersion [2], which can easily be used as the processing function for the server software distributed in our package. Similar to SETI instruments, pulsar instruments designed using this package can also keep up with improvements in technology with a simple recompile. III. Instrument Architecture The instruments generated with this package use a heterogeneous design, allowing us to benefit from the strengths of FPGAs and GPUs. The FPGA board is able to sample and process very high bandwidths that a single CPU or GPU would not be able to manage; once the FPGA has split up the band the GPU provides a platform that is easier than an FPGA to program but still provides high compute power. The WOLA or Polyphase FFT www.ijera.com www.ijera.com The implementation of WOLA DFT structuresis as shown in the above figure where all lines represent complex data. The input sample is divided into frames of D samples and they are passed into a delay line. After they are weighted by the filter impulse response, then it is divided into blocks of K samples and overlapped to pass through the FFT. Finally the phase of the outputs is corrected. A design called the Packetized Astronomy Signal Processor, or PASP, is run on the FPGA. PASP splits up the large band into smaller bands that can be processed using o_ the shelf servers. The subbands are put into packets on the FPGA and sent over a 10 gigabit Ethernet switch to a cluster of servers. The servers receive the data from the switch and process it using spectroscopy software provided in the software package or special purpose application software written by the user and linked into the provided packet processing infrastructure. Figure 1 shows a high level view of a spectrometer that could be designed with this package. In this example, a ROACH board divides the input band into 64 subbands and sends them out to a 16 server cluster. An ADC is used to digitize data from the telescope and connects to the ROACH board via Z-DOK connectors. The digitized data is split into 64 subbands and sent through a 10 gigabit Ethernet switch. Each server in the cluster receives and processes 4 subbands. 1597 | P a g e
  • 3. MD Abdul Khader et al Int. Journal of Engineering Research and Application ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599 www.ijera.com Figure 1: Example high level instrument architecture. 3.1 FPGA DESIGN Figure 2 gives an overview of the dataflow through the FPGA. The FPGA interfaces to a single ADC board that simultaneously digitizes 2 signals. Each signal can be sampled at a maximum rate of 1Msps. The samples are sent into a polyphase filter bank (PFB), consisting of an FIR filter and an FFT, which breaks up the entire bandwidth sampled by the ADC into smaller subbands. After dividing up the subbands, each band is rescaled. This step allows us to compensate for the shape of the analog filter feeding data into the ADC. After rescaling, the FPGA forms packets where each packet contains data from a single subband. The packets are sent out over CX4 ports to a 10 gigabit Ethernet switch. Figure 2: PASP Data flow design PASP is designed for flexibility. Building on the CASPER goal to automate the design of commonly used signal processing elements such as FFTs and digital down converters, PASP automatically designs an entire FPGA instrument using only a few parameters. The user can input the desired number of subbands, CPU/GPU cluster size, and packet size and a new design is automatically generated in Simulink. 3.2 SERVER BENCHMARKING PASP has proven useful in many applications by itself, but the goal of automatically generating a spectrometer for any cluster requires more than just a www.ijera.com reconfigurable FPGA design. It is dificult to determine what size the subbands or the cluster should be without knowing how much data the target servers can receive and process. Our benchmarking tools are designed to quickly determine how much bandwidth a server is capable of handling so the PASP parameters can be set appropriately. We have developed a general purpose benchmark to test the networking capability of a server. This test uses an FPGA design to generate 10 gigabit Ethernet packets and transmits them to the server under test. The FPGA design has a runtime programable packet size and packet rate. The packet size is set to the largest size allowed by the server and 1598 | P a g e
  • 4. MD Abdul Khader et al Int. Journal of Engineering Research and Application ISSN : 2248-9622, Vol. 3, Issue 5, Sep-Oct 2013, pp.1596-1599 the packet rate is initially set low and ramped up while the receive software running on the server checks for dropped packets. By searching for the highest bandwidth with no dropped packets, we find the maximum allowable data rate where the server should reliably receive all the data. While specific processing algorithms may vary between scientific applications, an FFT benchmark provides insight into possible processing requirements for a variety of radio astronomy applications. We developed an FFT benchmark using CUFFT, the CUDA FFT library, which supports FFT of arbitrary sizes and allows them to be run in batches on the GPU. Our benchmark tests a variety of FFT sizes and batch sizes. In general, we have found that running larger FFTs and batching many FFTs together is necessary to fully take advantage of the computing resources on GPU. Running this benchmark allows us to determine the maximum bandwidth that can be processed with the available resources. Using these benchmarks, we can see how much compute power is provided by the server and determine the parameters that need to be entered into PASP. The benchmarks also allow us to identify potential bottlenecks by comparing the maximum bandwidth the server can receive to the maximum bandwidth the server can process. If the system is upgraded to reduce bottlenecks, it is easy to retest the server and recompile a PASP design that takes advantage of the new resources. 3.3 SERVER SOFTWARE Our package includes spectroscopy software that interfaces with the PASP design. This software receives data over an Ethernet port and transfers it from the CPU to the GPU. The GPU runs an FFT and then sends the data back to the CPU to be recorded. The GPU software, like the GPU benchmark, uses the CUFFT library to run FFT. The FFT size depends on the desired resolution for a specific application and an efficient batch size can be determined by running the FFT benchmark to find the best batch size for the given FFT size. The server software was designed so other applications could easily be implemented on the GPU without altering or rewriting the receive code that interprets the packet headers and transfers data to the GPU. Once the data is on the GPU, the software calls a process function and passes it a pointer to the GPU data. An initialization function is called before the data processing begins to do any setup needed by the processing function, and an corresponding destroy function cleans up once the processing is complete. In the spectroscopy software included in the package, the initialization function creates the FFT plan, the processing function calls CUFFT, and the destroy function deletes the FFT plan. Modifying the application run on the GPU simply requires a www.ijera.com www.ijera.com redefinition of these three functions. Using this interface, we successfully replaced the CUFFT processing with software developed for SETI searches designed by Kondo et al. [3]. IV. CONCLUSION AND FUTURE WORK In this paper, we describe a radio astronomy instrument that is easily reconfigured to suit a variety of applications. This style of instrument design can be extended to a heterogeneous cluster running multiple processing algorithms at the same time. Many algorithms require the data to be broken up into subbands before it can be processed by the server which can be done on the same FPGA. Using multicast packets, multiple servers can subscribe to the same subbands generated on by PASP and process them in different ways. This style of instrument design greatly accelerates time to science for many projects. Separating the implementation of the instrument from the hardware specification has created a design that works well for a variety of computational resources and applications. As resources improve, the instrument can improve along with them, providing the opportunity to do new science that wasn't possible before. REFERENCE: [1] [2] [3] A Parsons et al. Petaop/second fpga signal processing for seti and radio astronomy. Signals, Systems and Computers, 2006. ACSSC '06. Fortieth Asilomar Conference on, pages 2031 { 2035, 2006. S. M. Ransom, P. Demorest, J. Ford, R. McCullough, J. Ray, R. DuPlain, and P. Brandt. GUPPI: Green Bank Ultimate Pulsar Processing Instrument. In American Astronomical Society Meeting Abstracts #214, volume 214 of American Astronomical Society Meeting Abstracts, December 2009. Hirofumi Kondo, Eric Heien, Masao Okita, Dan Werthimer, and Kenichi Hagihara. A multigpu spectrometer system for real-time wide bandwidth radio signal analysis. ISPA '10: Proceedings of the Inter- national Symposium on Parallel and Distributed Processing with Applications, Sep 2010. 1599 | P a g e