SlideShare a Scribd company logo
1 of 3
Download to read offline
International Journal of Technical Research and Applications e-ISSN: 2320-8163,
www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86
84 | P a g e
A STUDY OF AN ENTRENCHED SYSTEM
USING INTERNET OF THINGS
Ruchika Gopal Sharma, Nivedita Ganguly, Mayur Chavan, Ashish. M. Maske
Department of Electronics and Telecommunication
Institute of Knowledge College of Engineering
Pune, India.
myselfruchi4819@gmail.com
Abstract— This study paper portrays a fresh approach for
a course and laboratory design to establish low cost prototypes
and other entrenched devices that accentuate virtual
programmable logic device (VPLD), object oriented java and
real time processing tactics. JAVA is used for software
development. The study encompasses the use of host and node
application. A high performance, low power AVR with high
endurance non-volatile memory segments and with an advance
RISC structure is used to construct prototypes. The paperwork
deals with the VPLD board which is capable to work as
corresponding digital logic analyzer, equation parser, standard
digital IC and design wave studio.
Keywords— virtual programmable logic devices(VPLD), real
time processing tactics, JAVA, entrenched system, AVR, RISC,
TTL/CMOS.
 INTRODUCTION
An expert artificial intelligence methodology with a
staunch purpose that is a part of larger system or a machine is
named as entrenched system.
Using liberal photographic facilities, a manufacturer
can produce miniature circuits on the surface of a small piece
of semiconductor material called a chip. The accomplished
network is so minute that you need a microscope to observe
the connection. Such a circuit is named as Integrated Circuit
(IC) because the components like transistors, diodes, and
resistors are an intrinsic part of the chip. Much preponderant
IC's are also procurable now, and almost all logic circuits are
now realized with such chips. They are now obtainable with
some important functional block mount on them, for e.g.
functional block like Adders, Flip-flops, Multiplexers,
Registers, Encoders, Counters, and Decoders. But they may
also impart just an assortment of gates and programmable
interconnection switches that can be configured by the
designer to realize a variety of arbitrary functions using a
single chip. These chips are called as Programmable Logic
Devices (PLD).
PLD's are the logic circuit, which incriminate of arrays
of switching elements that can be programmed to allow
execution of SOP expression. Each function in PLD is
realized as a sum-of-product terms that involves input
variables. A PLD comes in various flavors like PLA
(Programmable Logic Array), PAL (Programmable Array
Logic), FPGA (Field PGA), CPLD (Complex PLD), etc.
Now, such PLD, PLA and PAL IC's are expensive because
of its construction. Usually PLD IC's are PROM's
(Programmable Read Only Memory) which can be
programmed only once. The paperwork presents an IC that
can be programmed and re-programmed again and again
with any anticipated logic. The presented IC is entirely
microprocessor driven. Hence it is a TTL compatible IC. As
the IC can be used instead of any TTL IC and can be
programmed according to any desired logic we name it
Virtual programmable logic device (VPLD). JAVA is
entailed as a language for the development of paperwork.
Just like visual studio provides development environment for
visual basics and .Net, NetBeans provides an integrated
development environment (IDE) for JAVA. Regardless of
microcontroller with antrorse processing competency present
in market, 8-bit microcontroller still embraces its value
because of their easy to understand operation, ability to
simplify digital circuit and low cost compared to features
offered. AVR has an advanced RISC architecture. VPLD is a
simple board which acts as a Programmable Logic Device. It
looks like an IC and is capable of working like any standard
digital IC such as a Logic gate, Timer, Adder, Substractor,
Mux, Demux, Counter, Flip-Flop, Encoder, Decoder,
Comparator etc.
 TECHNOLOGY
Earlier most of the hardware was made using bread board.
This describes a course and laboratory designed to allow
students to develop low-cost prototypes of robotic and other
embedded devices that feature Internet connectivity, I/O,
networking, a real-time operating system (RTOS), and
object-oriented C/C++. The application programming
interface (API) libraries provided permit students to work at
a higher level of abstraction. A low-cost 32-bit SOC RISC
microcontroller module with flash memory, numerous I/O
interfaces, and on-chip networking hardware is used to build
prototypes. A cloud-based C/C++ compiler is used for
software development. All student files are stored on a
server, and any Web browser can be used for software
development. Breadboards are used in laboratory projects to
rapidly build prototypes of robots and embedded devices
using the microcontroller, networking, and other I/O
subsystems on small breakout boards. The commercial
breakout boards used provide a large assortment of modern
sensors, drivers, display ICs, and external I/O connectors.
Resources provided include eBooks, laboratory assignments,
and extensive Wiki pages with schematics and sample
International Journal of Technical Research and Applications e-ISSN: 2320-8163,
www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86
85 | P a g e
microcontroller application code for each breakout board.
There are several commercial and open-source options for
ARM C/C++ compilers. The most widely used and
supported software development tool for embedded is the
cloud-based C/C++ compiler. It runs on any PC platform
with a Web browser and is extremely easy for use.
Typically, programming, digital logic design and often a
computer architecture course are prerequisites for the more
advanced embedded systems or microprocessor design
course that is the focus of this paper. For software
development in the embedded systems industry, the C/C++
family of languages is still used in the large majority of
new designs, according to annual industry surveys. Many
embedded systems, microcontroller, or microprocessor
design courses started out with low-cost 8-bit processors
with limited capabilities, but most of the development effort
in industry has moved on to modern System on-a-Chip
(SOC) 32-bit devices that contain a reduced instruction set
computer (RISC) processor with volatile memory, non-
volatile flash memory, and a wide assortment of standard
I/O interfaces, all on a single chip. Rapid advances in
technology force instructors to frequently update embedded
system courses. Selection of the hardware and software for a
student laboratory is always a complex decision. It also
requires significant curriculum development effort and
funding to update the laboratory with new technology. By
adopting the some of the recent approaches being used in
industry, students should be more productive and more
rapidly able to produce prototypes of robots and other
complex embedded devices.
 BLOCK DIAGRAM
The VPLD board consists of an AVR microcontroller,
which will have an input logic as switch and output logic as
LEDs. Instead of using a bread board we are using VPLD
board which acts as AVR microcontroller. This hardware
will be connected to the host by RS232 connector and to
convert the TTL/CMOS logic level to RS232 logic level
during serial communication of microcontroller with P.C we
are using MAX 232. The main host is connected to various
nodes and these nodes can also control the hardware. The
software used before was C/C++, but here the software we
are using is JAVA. The input can be applied through the
hardware as well as through software and the output can be
available on hardware with the help of LED. In this paper
work we are studying the digital operations to be performed.
This digital operation consists of four main parts as
described. For example The diagram above shows how
VPLD IC is used to implement a digital equation
(/A.B)+(A./B)
The input pins are configured as A and B (via, pins if
microcontroller) and output pin is configured as pin Y
(which again is an output pin of microcontroller)
When user selects a mode on computer a truth table for it is
either loaded from memory.
When user selects the VPLD in digital equation mode, the
truth table for it is accepted from user and in case the user
selects digital IC mode, the truth table for it is already
present in computer so is directly selected from database.
This truth table has information about which are input pins
and which are output pins. Accordingly the PC sends the I/O
pin information to microcontroller.
The code written in microcontroller reads this configuration
and accordingly sets its required pins as Input and required
pins as Output.
Once the configuration is done the microcontroller
continuously reads the data from input pins, sends it to
computer. The PC side software accepts the input pin
information, calculates the output based in input data and
truth table (for currently selected mode and device) and
sends the output information to microcontroller.
The microcontroller upon receiving the output information
immediately updates the output pins and repeats the process
indefinitely until the PC selects some other mode. The
paperwork comprises of four parts.
EQUATION PARSER: The first part, in which the
manipulator can programme an equation parser which
accepts the equation from user and verify the equation
parameters and if the equation is correct than it can be used
to drive digital circuitry which is connected to our system
via parallel port. E.g. an equation in manner of
Y=(A+B).(C+/D), can be enrolled with the support of the
software and the hardware will start acting accordingly. One
of its pin will act as output Y and the other four will act as
input A, B, C and D. The software displays the pin
assignments
STANDARD DIGITAL IC: The second part is in which
VPLD can be used to substitute any standard digital IC like
gates, encoder, decoder, multiplexer etc. There is a pre-
programmed list of all the ICs used on day-to-day basis in
JAVA used for software development. All the user has to do
is point and click on the IC that is to be adapted by the
VPLD.
DIGITAL LOGIC ANALYSER: The third part, provides
the feature called as DLA (Digital Logic Analyzer). DLA
used to monitor the circuits amongst which the IC is
inserted, that means we are checking inputs as well as output
of the external device which is connected to the system via
parallel port. This can be used to troubleshoot the hardware
environment in which the IC is plugged in.
DESIGN WAVE STUDIO: The fourth part, presents the
feature called as DWS (Design Wave Studio). There are
endless applications, in which a specific clock signal is used
to drive some digital hardware. In this section we provide a
GUI through which the user can design their own waveform
or a clock signal and then fire it on to the pins of the Digital
Logic Workbench at the required frequency.
International Journal of Technical Research and Applications e-ISSN: 2320-8163,
www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86
86 | P a g e
IV. ADVANTAGES
The list of pre-programmed modes for the IC to work in for
example gates, encoders, counters, drivers, etc.
Equation Parser to accept user defined equations to drive the
IC.
The user won’t be able to enter false equation due to the use
of equation parser.
An inbuilt Digital Logic Analyzer to monitor the entire
circuit board where the VPLD IC is inserted.
A Digital Function Generator to eliminate the need for
clock/signal generation hardware. Higher device monitoring
is possible with the help of this device.
V. CONCLUSION
This project will be replacing all the standard digital ICs
with a single hardware. It can be used in digital logic design
laboratory.
Instead of using multiple devices we are using a single
device.
Hence the requirement of materials will be reduced.
VI. ACKNOWLEDGEMENT
It is our pleasure to get this opportunity to thank my beloved
and respected guide, Prof. A. M. MHASKE who imparted
valuable basic knowledge of Electronics. We sincerely
thank him for consistent guidance, inspiration and
sympathetic attitude throughout the paper work. We express
our sincere thanks to all our staff and colleagues who have
helped us directly or indirectly in completing this paper
work. Given an opportunity we also like to thank our parents
for wishes and moral support during the paper work and all
concerned for helping and encouraging us. We are grateful
for the many useful comments and suggestions provided by
reviewers, which have resulted significant improvements in
paper work.
REFERENCES
[1] J. Turley "The two percent solution", Embed. Syst.
Program., vol. 16, no. 1, pp.29 2003
[2] J. W. Bruce, J. C. Harden and R. B. Reese "Cooperative and
progressive design experience for embedded systems",
IEEETrans. Educ., vol. 47, no. 1, pp.83 -91 2004 Abstract |
Full Text: PDF (328KB) |
[3] D. T. Rover , R. A. Mercado , Z. Zhang , M. C. Shelley and
D. S. Helvick "Reflections on teaching and learning in an
advanced undergraduate course in embedded systems",
IEEETrans. Educ., vol. 51, no. 3, pp.400 -412 2008
Abstract | Full Text: PDF (652KB) |
[4] C. Lee , J. Su , K. Lin , J. Chang and G. Lin "A project-
based laboratory for learning embedded system design with
industry support", IEEE Trans. Educ., vol. 53, no. 2,
pp.173 -181 2010 Abstract | Full Text: PDF (1227KB) |
[5] Carpeno , J. Arriaga , J. Corredor and J. Hernandez "The key
factors of an active learning method in a microprocessors
course", IEEETrans. Educ., vol. 54, no. 2, pp.229 -235
2011 Abstract | Full Text: PDF (198KB) |
[6] N. Gershenfeld , R. Kirikorian and D. Cohen "The Internet of
Things", Sci. Amer., 2004 [online] Available: http://www.
scientificAmerican.com/article.cfm?id=the-internet-of-things
[7] J. O. Hamblen and G. M. E. Van Bekkum "Using a Web 2.0
approach for embedded microcontroller systems", Proc.
FECS, pp.277 -281 2011
[8] R. Reese and B. Jones "Improving the effectiveness of
microcontroller education", Proc. IEEE SoutheastCon,
pp.172 -175 2010 Abstract | Full Text: PDF (1613KB) |

More Related Content

What's hot

Office Security System
Office Security SystemOffice Security System
Office Security SystemIJMER
 
Embedded system (Chapter 2) part A
Embedded system (Chapter 2) part AEmbedded system (Chapter 2) part A
Embedded system (Chapter 2) part AIkhwan_Fakrudin
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)Susam Pal
 
Hardware description of a simplified 4-bit softcore processor with bcd capabi...
Hardware description of a simplified 4-bit softcore processor with bcd capabi...Hardware description of a simplified 4-bit softcore processor with bcd capabi...
Hardware description of a simplified 4-bit softcore processor with bcd capabi...IJECEIAES
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systemsDr.YNM
 
Introduction to microprocessor notes
Introduction to microprocessor notesIntroduction to microprocessor notes
Introduction to microprocessor notesSARITHA REDDY
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086Waleed Khan
 
FPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for BeginnersFPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for Beginnersijtsrd
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessorAnuja Gunale
 
8085 micro processor- notes
8085 micro  processor- notes8085 micro  processor- notes
8085 micro processor- notesDr.YNM
 
8051 Microcontroller Tutorial and Architecture with Applications
8051 Microcontroller Tutorial and Architecture with Applications8051 Microcontroller Tutorial and Architecture with Applications
8051 Microcontroller Tutorial and Architecture with Applicationselprocus
 
MICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSMICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSSabin Gautam
 
Introduction to 8085 microprocessor
Introduction to 8085 microprocessorIntroduction to 8085 microprocessor
Introduction to 8085 microprocessorvenkateshkannat
 
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015Microprocessor and Microcontroller Anna University Answer Key April / May - 2015
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015JCT COLLEGE OF ENGINEERING AND TECHNOLOGY
 
L12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 pL12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 prsamurti
 

What's hot (20)

Office Security System
Office Security SystemOffice Security System
Office Security System
 
Embedded system (Chapter 2) part A
Embedded system (Chapter 2) part AEmbedded system (Chapter 2) part A
Embedded system (Chapter 2) part A
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
 
bds project final documentation
bds project final documentation bds project final documentation
bds project final documentation
 
Hardware description of a simplified 4-bit softcore processor with bcd capabi...
Hardware description of a simplified 4-bit softcore processor with bcd capabi...Hardware description of a simplified 4-bit softcore processor with bcd capabi...
Hardware description of a simplified 4-bit softcore processor with bcd capabi...
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systems
 
Introduction to microprocessor notes
Introduction to microprocessor notesIntroduction to microprocessor notes
Introduction to microprocessor notes
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
 
FPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for BeginnersFPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for Beginners
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessor
 
8085 micro processor- notes
8085 micro  processor- notes8085 micro  processor- notes
8085 micro processor- notes
 
8051 Microcontroller Tutorial and Architecture with Applications
8051 Microcontroller Tutorial and Architecture with Applications8051 Microcontroller Tutorial and Architecture with Applications
8051 Microcontroller Tutorial and Architecture with Applications
 
MICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMSMICROPROCESSOR 8085 WITH PROGRAMS
MICROPROCESSOR 8085 WITH PROGRAMS
 
pic architecture
pic architecturepic architecture
pic architecture
 
EE6008 MBSD
EE6008  MBSDEE6008  MBSD
EE6008 MBSD
 
Introduction to 8085 microprocessor
Introduction to 8085 microprocessorIntroduction to 8085 microprocessor
Introduction to 8085 microprocessor
 
EE8551 MPMC
EE8551  MPMCEE8551  MPMC
EE8551 MPMC
 
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015Microprocessor and Microcontroller Anna University Answer Key April / May - 2015
Microprocessor and Microcontroller Anna University Answer Key April / May - 2015
 
8051 dev board guide
8051 dev board guide8051 dev board guide
8051 dev board guide
 
L12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 pL12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 p
 

Viewers also liked

Symbols of rev book
Symbols of rev bookSymbols of rev book
Symbols of rev bookIshak Tamang
 
интернет для специальности политология
интернет для специальности  политологияинтернет для специальности  политология
интернет для специальности политологияnshumilova
 
Slide show training_centre
Slide show training_centreSlide show training_centre
Slide show training_centreGraco
 
2015 опис досвіду обдаровані блог
2015 опис досвіду обдаровані  блог2015 опис досвіду обдаровані  блог
2015 опис досвіду обдаровані блогOlgaVladychko
 
Furuvik
Furuvik Furuvik
Furuvik ohadsan
 
Firewallpresentation 100826052003-phpapp02(1)
Firewallpresentation 100826052003-phpapp02(1)Firewallpresentation 100826052003-phpapp02(1)
Firewallpresentation 100826052003-phpapp02(1)Prabhdeep Kaur
 
тризуб духовна зброя та щит нації
тризуб   духовна зброя та щит націїтризуб   духовна зброя та щит нації
тризуб духовна зброя та щит націїOlgaVladychko
 
Swedish Fashion Council
Swedish Fashion CouncilSwedish Fashion Council
Swedish Fashion Councilohadsan
 
пл 168 юстус дз 5
пл 168 юстус дз 5пл 168 юстус дз 5
пл 168 юстус дз 5AnnJus
 
Keamanan Jaringan Komputer
Keamanan Jaringan KomputerKeamanan Jaringan Komputer
Keamanan Jaringan KomputerAri Yandi
 
Final assignment
Final assignmentFinal assignment
Final assignmentcynjac
 

Viewers also liked (20)

Symbols of rev book
Symbols of rev bookSymbols of rev book
Symbols of rev book
 
Ijtra130516
Ijtra130516Ijtra130516
Ijtra130516
 
ANALYSIS OF ECG WITH DB10 WAVELET USING VERILOG HDL
ANALYSIS OF ECG WITH DB10 WAVELET USING VERILOG HDLANALYSIS OF ECG WITH DB10 WAVELET USING VERILOG HDL
ANALYSIS OF ECG WITH DB10 WAVELET USING VERILOG HDL
 
интернет для специальности политология
интернет для специальности  политологияинтернет для специальности  политология
интернет для специальности политология
 
Práctica web de la sesión 3
Práctica web de la sesión 3Práctica web de la sesión 3
Práctica web de la sesión 3
 
YMCA Convention Itinerary
YMCA Convention ItineraryYMCA Convention Itinerary
YMCA Convention Itinerary
 
Slide show training_centre
Slide show training_centreSlide show training_centre
Slide show training_centre
 
GSM CONTROL OF ELECTRICAL APPLIANCES
GSM CONTROL OF ELECTRICAL APPLIANCESGSM CONTROL OF ELECTRICAL APPLIANCES
GSM CONTROL OF ELECTRICAL APPLIANCES
 
CARP: AN IMAGE BASED SECURITY USING I-PAS
CARP: AN IMAGE BASED SECURITY USING I-PASCARP: AN IMAGE BASED SECURITY USING I-PAS
CARP: AN IMAGE BASED SECURITY USING I-PAS
 
ONE HIDDEN LAYER ANFIS MODEL FOR OOS DEVELOPMENT EFFORT ESTIMATION
ONE HIDDEN LAYER ANFIS MODEL FOR OOS DEVELOPMENT EFFORT ESTIMATIONONE HIDDEN LAYER ANFIS MODEL FOR OOS DEVELOPMENT EFFORT ESTIMATION
ONE HIDDEN LAYER ANFIS MODEL FOR OOS DEVELOPMENT EFFORT ESTIMATION
 
ϵ-DIFFERENTIAL PRIVACY MODEL FOR VERTICALLY PARTITIONED DATA TO SECURE THE PR...
ϵ-DIFFERENTIAL PRIVACY MODEL FOR VERTICALLY PARTITIONED DATA TO SECURE THE PR...ϵ-DIFFERENTIAL PRIVACY MODEL FOR VERTICALLY PARTITIONED DATA TO SECURE THE PR...
ϵ-DIFFERENTIAL PRIVACY MODEL FOR VERTICALLY PARTITIONED DATA TO SECURE THE PR...
 
2015 опис досвіду обдаровані блог
2015 опис досвіду обдаровані  блог2015 опис досвіду обдаровані  блог
2015 опис досвіду обдаровані блог
 
Ijtra130519
Ijtra130519Ijtra130519
Ijtra130519
 
Furuvik
Furuvik Furuvik
Furuvik
 
Firewallpresentation 100826052003-phpapp02(1)
Firewallpresentation 100826052003-phpapp02(1)Firewallpresentation 100826052003-phpapp02(1)
Firewallpresentation 100826052003-phpapp02(1)
 
тризуб духовна зброя та щит нації
тризуб   духовна зброя та щит націїтризуб   духовна зброя та щит нації
тризуб духовна зброя та щит нації
 
Swedish Fashion Council
Swedish Fashion CouncilSwedish Fashion Council
Swedish Fashion Council
 
пл 168 юстус дз 5
пл 168 юстус дз 5пл 168 юстус дз 5
пл 168 юстус дз 5
 
Keamanan Jaringan Komputer
Keamanan Jaringan KomputerKeamanan Jaringan Komputer
Keamanan Jaringan Komputer
 
Final assignment
Final assignmentFinal assignment
Final assignment
 

Similar to Low-cost embedded system study using Internet of Things

IRJET- Navigation Camp – Bot
IRJET-  	  Navigation Camp – BotIRJET-  	  Navigation Camp – Bot
IRJET- Navigation Camp – BotIRJET Journal
 
High speed customized serial protocol for IP integration on FPGA based SOC ap...
High speed customized serial protocol for IP integration on FPGA based SOC ap...High speed customized serial protocol for IP integration on FPGA based SOC ap...
High speed customized serial protocol for IP integration on FPGA based SOC ap...IJMER
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...ecwayerode
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecwaytech
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecwayt
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecway2004
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecwaytech
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecwaytechnoz
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...Ecwaytechnoz
 
Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_ResumeRohan Narula
 
Casp report
Casp reportCasp report
Casp reportqudhuqdh
 
Programmable ics
Programmable icsProgrammable ics
Programmable ics779061702
 

Similar to Low-cost embedded system study using Internet of Things (20)

IRJET- Navigation Camp – Bot
IRJET-  	  Navigation Camp – BotIRJET-  	  Navigation Camp – Bot
IRJET- Navigation Camp – Bot
 
40120140504013
4012014050401340120140504013
40120140504013
 
EEE226a.ppt
EEE226a.pptEEE226a.ppt
EEE226a.ppt
 
High speed customized serial protocol for IP integration on FPGA based SOC ap...
High speed customized serial protocol for IP integration on FPGA based SOC ap...High speed customized serial protocol for IP integration on FPGA based SOC ap...
High speed customized serial protocol for IP integration on FPGA based SOC ap...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...An embedded systems laboratory to support rapid prototyping of robotics and t...
An embedded systems laboratory to support rapid prototyping of robotics and t...
 
Poster_example
Poster_examplePoster_example
Poster_example
 
Pradeep_Embedded
Pradeep_EmbeddedPradeep_Embedded
Pradeep_Embedded
 
Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_Resume
 
Casp report
Casp reportCasp report
Casp report
 
resum_g
resum_gresum_g
resum_g
 
Am044253258
Am044253258Am044253258
Am044253258
 
Programmable ics
Programmable icsProgrammable ics
Programmable ics
 
IJCRT2006062.pdf
IJCRT2006062.pdfIJCRT2006062.pdf
IJCRT2006062.pdf
 
Embedded system
Embedded systemEmbedded system
Embedded system
 

More from International Journal of Technical Research & Application

More from International Journal of Technical Research & Application (20)

STUDY & PERFORMANCE OF METAL ON METAL HIP IMPLANTS: A REVIEW
STUDY & PERFORMANCE OF METAL ON METAL HIP IMPLANTS: A REVIEWSTUDY & PERFORMANCE OF METAL ON METAL HIP IMPLANTS: A REVIEW
STUDY & PERFORMANCE OF METAL ON METAL HIP IMPLANTS: A REVIEW
 
EXPONENTIAL SMOOTHING OF POSTPONEMENT RATES IN OPERATION THEATRES OF ADVANCED...
EXPONENTIAL SMOOTHING OF POSTPONEMENT RATES IN OPERATION THEATRES OF ADVANCED...EXPONENTIAL SMOOTHING OF POSTPONEMENT RATES IN OPERATION THEATRES OF ADVANCED...
EXPONENTIAL SMOOTHING OF POSTPONEMENT RATES IN OPERATION THEATRES OF ADVANCED...
 
POSTPONEMENT OF SCHEDULED GENERAL SURGERIES IN A TERTIARY CARE HOSPITAL - A T...
POSTPONEMENT OF SCHEDULED GENERAL SURGERIES IN A TERTIARY CARE HOSPITAL - A T...POSTPONEMENT OF SCHEDULED GENERAL SURGERIES IN A TERTIARY CARE HOSPITAL - A T...
POSTPONEMENT OF SCHEDULED GENERAL SURGERIES IN A TERTIARY CARE HOSPITAL - A T...
 
STUDY OF NANO-SYSTEMS FOR COMPUTER SIMULATIONS
STUDY OF NANO-SYSTEMS FOR COMPUTER SIMULATIONSSTUDY OF NANO-SYSTEMS FOR COMPUTER SIMULATIONS
STUDY OF NANO-SYSTEMS FOR COMPUTER SIMULATIONS
 
ENERGY GAP INVESTIGATION AND CHARACTERIZATION OF KESTERITE CU2ZNSNS4 THIN FIL...
ENERGY GAP INVESTIGATION AND CHARACTERIZATION OF KESTERITE CU2ZNSNS4 THIN FIL...ENERGY GAP INVESTIGATION AND CHARACTERIZATION OF KESTERITE CU2ZNSNS4 THIN FIL...
ENERGY GAP INVESTIGATION AND CHARACTERIZATION OF KESTERITE CU2ZNSNS4 THIN FIL...
 
POD-PWM BASED CAPACITOR CLAMPED MULTILEVEL INVERTER
POD-PWM BASED CAPACITOR CLAMPED MULTILEVEL INVERTERPOD-PWM BASED CAPACITOR CLAMPED MULTILEVEL INVERTER
POD-PWM BASED CAPACITOR CLAMPED MULTILEVEL INVERTER
 
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGADIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
 
MODELLING THE IMPACT OF FLOODING USING GEOGRAPHIC INFORMATION SYSTEM AND REMO...
MODELLING THE IMPACT OF FLOODING USING GEOGRAPHIC INFORMATION SYSTEM AND REMO...MODELLING THE IMPACT OF FLOODING USING GEOGRAPHIC INFORMATION SYSTEM AND REMO...
MODELLING THE IMPACT OF FLOODING USING GEOGRAPHIC INFORMATION SYSTEM AND REMO...
 
AN EXPERIMENTAL STUDY ON SEPARATION OF WATER FROM THE ATMOSPHERIC AIR
AN EXPERIMENTAL STUDY ON SEPARATION OF WATER FROM THE ATMOSPHERIC AIRAN EXPERIMENTAL STUDY ON SEPARATION OF WATER FROM THE ATMOSPHERIC AIR
AN EXPERIMENTAL STUDY ON SEPARATION OF WATER FROM THE ATMOSPHERIC AIR
 
LI-ION BATTERY TESTING FROM MANUFACTURING TO OPERATION PROCESS
LI-ION BATTERY TESTING FROM MANUFACTURING TO OPERATION PROCESSLI-ION BATTERY TESTING FROM MANUFACTURING TO OPERATION PROCESS
LI-ION BATTERY TESTING FROM MANUFACTURING TO OPERATION PROCESS
 
QUALITATIVE RISK ASSESSMENT AND MITIGATION MEASURES FOR REAL ESTATE PROJECTS ...
QUALITATIVE RISK ASSESSMENT AND MITIGATION MEASURES FOR REAL ESTATE PROJECTS ...QUALITATIVE RISK ASSESSMENT AND MITIGATION MEASURES FOR REAL ESTATE PROJECTS ...
QUALITATIVE RISK ASSESSMENT AND MITIGATION MEASURES FOR REAL ESTATE PROJECTS ...
 
SCOPE OF REPLACING FINE AGGREGATE WITH COPPER SLAG IN CONCRETE- A REVIEW
SCOPE OF REPLACING FINE AGGREGATE WITH COPPER SLAG IN CONCRETE- A REVIEWSCOPE OF REPLACING FINE AGGREGATE WITH COPPER SLAG IN CONCRETE- A REVIEW
SCOPE OF REPLACING FINE AGGREGATE WITH COPPER SLAG IN CONCRETE- A REVIEW
 
IMPLEMENTATION OF METHODS FOR TRANSACTION IN SECURE ONLINE BANKING
IMPLEMENTATION OF METHODS FOR TRANSACTION IN SECURE ONLINE BANKINGIMPLEMENTATION OF METHODS FOR TRANSACTION IN SECURE ONLINE BANKING
IMPLEMENTATION OF METHODS FOR TRANSACTION IN SECURE ONLINE BANKING
 
EFFECT OF TRANS-SEPTAL SUTURE TECHNIQUE VERSUS NASAL PACKING AFTER SEPTOPLASTY
EFFECT OF TRANS-SEPTAL SUTURE TECHNIQUE VERSUS NASAL PACKING AFTER SEPTOPLASTYEFFECT OF TRANS-SEPTAL SUTURE TECHNIQUE VERSUS NASAL PACKING AFTER SEPTOPLASTY
EFFECT OF TRANS-SEPTAL SUTURE TECHNIQUE VERSUS NASAL PACKING AFTER SEPTOPLASTY
 
EVALUATION OF DRAINAGE WATER QUALITY FOR IRRIGATION BY INTEGRATION BETWEEN IR...
EVALUATION OF DRAINAGE WATER QUALITY FOR IRRIGATION BY INTEGRATION BETWEEN IR...EVALUATION OF DRAINAGE WATER QUALITY FOR IRRIGATION BY INTEGRATION BETWEEN IR...
EVALUATION OF DRAINAGE WATER QUALITY FOR IRRIGATION BY INTEGRATION BETWEEN IR...
 
THE CONSTRUCTION PROCEDURE AND ADVANTAGE OF THE RAIL CABLE-LIFTING CONSTRUCTI...
THE CONSTRUCTION PROCEDURE AND ADVANTAGE OF THE RAIL CABLE-LIFTING CONSTRUCTI...THE CONSTRUCTION PROCEDURE AND ADVANTAGE OF THE RAIL CABLE-LIFTING CONSTRUCTI...
THE CONSTRUCTION PROCEDURE AND ADVANTAGE OF THE RAIL CABLE-LIFTING CONSTRUCTI...
 
TIME EFFICIENT BAYLIS-HILLMAN REACTION ON STEROIDAL NUCLEUS OF WITHAFERIN-A T...
TIME EFFICIENT BAYLIS-HILLMAN REACTION ON STEROIDAL NUCLEUS OF WITHAFERIN-A T...TIME EFFICIENT BAYLIS-HILLMAN REACTION ON STEROIDAL NUCLEUS OF WITHAFERIN-A T...
TIME EFFICIENT BAYLIS-HILLMAN REACTION ON STEROIDAL NUCLEUS OF WITHAFERIN-A T...
 
A STUDY ON THE FRESH PROPERTIES OF SCC WITH FLY ASH
A STUDY ON THE FRESH PROPERTIES OF SCC WITH FLY ASHA STUDY ON THE FRESH PROPERTIES OF SCC WITH FLY ASH
A STUDY ON THE FRESH PROPERTIES OF SCC WITH FLY ASH
 
AN INSIDE LOOK IN THE ELECTRICAL STRUCTURE OF THE BATTERY MANAGEMENT SYSTEM T...
AN INSIDE LOOK IN THE ELECTRICAL STRUCTURE OF THE BATTERY MANAGEMENT SYSTEM T...AN INSIDE LOOK IN THE ELECTRICAL STRUCTURE OF THE BATTERY MANAGEMENT SYSTEM T...
AN INSIDE LOOK IN THE ELECTRICAL STRUCTURE OF THE BATTERY MANAGEMENT SYSTEM T...
 
OPEN LOOP ANALYSIS OF CASCADED HBRIDGE MULTILEVEL INVERTER USING PDPWM FOR PH...
OPEN LOOP ANALYSIS OF CASCADED HBRIDGE MULTILEVEL INVERTER USING PDPWM FOR PH...OPEN LOOP ANALYSIS OF CASCADED HBRIDGE MULTILEVEL INVERTER USING PDPWM FOR PH...
OPEN LOOP ANALYSIS OF CASCADED HBRIDGE MULTILEVEL INVERTER USING PDPWM FOR PH...
 

Recently uploaded

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.eptoze12
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptJasonTagapanGulla
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxKartikeyaDwivedi3
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitterShivangiSharma879191
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringJuanCarlosMorales19600
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfme23b1001
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)dollysharma2066
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 

Recently uploaded (20)

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.ppt
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineering
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 

Low-cost embedded system study using Internet of Things

  • 1. International Journal of Technical Research and Applications e-ISSN: 2320-8163, www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86 84 | P a g e A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS Ruchika Gopal Sharma, Nivedita Ganguly, Mayur Chavan, Ashish. M. Maske Department of Electronics and Telecommunication Institute of Knowledge College of Engineering Pune, India. myselfruchi4819@gmail.com Abstract— This study paper portrays a fresh approach for a course and laboratory design to establish low cost prototypes and other entrenched devices that accentuate virtual programmable logic device (VPLD), object oriented java and real time processing tactics. JAVA is used for software development. The study encompasses the use of host and node application. A high performance, low power AVR with high endurance non-volatile memory segments and with an advance RISC structure is used to construct prototypes. The paperwork deals with the VPLD board which is capable to work as corresponding digital logic analyzer, equation parser, standard digital IC and design wave studio. Keywords— virtual programmable logic devices(VPLD), real time processing tactics, JAVA, entrenched system, AVR, RISC, TTL/CMOS.  INTRODUCTION An expert artificial intelligence methodology with a staunch purpose that is a part of larger system or a machine is named as entrenched system. Using liberal photographic facilities, a manufacturer can produce miniature circuits on the surface of a small piece of semiconductor material called a chip. The accomplished network is so minute that you need a microscope to observe the connection. Such a circuit is named as Integrated Circuit (IC) because the components like transistors, diodes, and resistors are an intrinsic part of the chip. Much preponderant IC's are also procurable now, and almost all logic circuits are now realized with such chips. They are now obtainable with some important functional block mount on them, for e.g. functional block like Adders, Flip-flops, Multiplexers, Registers, Encoders, Counters, and Decoders. But they may also impart just an assortment of gates and programmable interconnection switches that can be configured by the designer to realize a variety of arbitrary functions using a single chip. These chips are called as Programmable Logic Devices (PLD). PLD's are the logic circuit, which incriminate of arrays of switching elements that can be programmed to allow execution of SOP expression. Each function in PLD is realized as a sum-of-product terms that involves input variables. A PLD comes in various flavors like PLA (Programmable Logic Array), PAL (Programmable Array Logic), FPGA (Field PGA), CPLD (Complex PLD), etc. Now, such PLD, PLA and PAL IC's are expensive because of its construction. Usually PLD IC's are PROM's (Programmable Read Only Memory) which can be programmed only once. The paperwork presents an IC that can be programmed and re-programmed again and again with any anticipated logic. The presented IC is entirely microprocessor driven. Hence it is a TTL compatible IC. As the IC can be used instead of any TTL IC and can be programmed according to any desired logic we name it Virtual programmable logic device (VPLD). JAVA is entailed as a language for the development of paperwork. Just like visual studio provides development environment for visual basics and .Net, NetBeans provides an integrated development environment (IDE) for JAVA. Regardless of microcontroller with antrorse processing competency present in market, 8-bit microcontroller still embraces its value because of their easy to understand operation, ability to simplify digital circuit and low cost compared to features offered. AVR has an advanced RISC architecture. VPLD is a simple board which acts as a Programmable Logic Device. It looks like an IC and is capable of working like any standard digital IC such as a Logic gate, Timer, Adder, Substractor, Mux, Demux, Counter, Flip-Flop, Encoder, Decoder, Comparator etc.  TECHNOLOGY Earlier most of the hardware was made using bread board. This describes a course and laboratory designed to allow students to develop low-cost prototypes of robotic and other embedded devices that feature Internet connectivity, I/O, networking, a real-time operating system (RTOS), and object-oriented C/C++. The application programming interface (API) libraries provided permit students to work at a higher level of abstraction. A low-cost 32-bit SOC RISC microcontroller module with flash memory, numerous I/O interfaces, and on-chip networking hardware is used to build prototypes. A cloud-based C/C++ compiler is used for software development. All student files are stored on a server, and any Web browser can be used for software development. Breadboards are used in laboratory projects to rapidly build prototypes of robots and embedded devices using the microcontroller, networking, and other I/O subsystems on small breakout boards. The commercial breakout boards used provide a large assortment of modern sensors, drivers, display ICs, and external I/O connectors. Resources provided include eBooks, laboratory assignments, and extensive Wiki pages with schematics and sample
  • 2. International Journal of Technical Research and Applications e-ISSN: 2320-8163, www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86 85 | P a g e microcontroller application code for each breakout board. There are several commercial and open-source options for ARM C/C++ compilers. The most widely used and supported software development tool for embedded is the cloud-based C/C++ compiler. It runs on any PC platform with a Web browser and is extremely easy for use. Typically, programming, digital logic design and often a computer architecture course are prerequisites for the more advanced embedded systems or microprocessor design course that is the focus of this paper. For software development in the embedded systems industry, the C/C++ family of languages is still used in the large majority of new designs, according to annual industry surveys. Many embedded systems, microcontroller, or microprocessor design courses started out with low-cost 8-bit processors with limited capabilities, but most of the development effort in industry has moved on to modern System on-a-Chip (SOC) 32-bit devices that contain a reduced instruction set computer (RISC) processor with volatile memory, non- volatile flash memory, and a wide assortment of standard I/O interfaces, all on a single chip. Rapid advances in technology force instructors to frequently update embedded system courses. Selection of the hardware and software for a student laboratory is always a complex decision. It also requires significant curriculum development effort and funding to update the laboratory with new technology. By adopting the some of the recent approaches being used in industry, students should be more productive and more rapidly able to produce prototypes of robots and other complex embedded devices.  BLOCK DIAGRAM The VPLD board consists of an AVR microcontroller, which will have an input logic as switch and output logic as LEDs. Instead of using a bread board we are using VPLD board which acts as AVR microcontroller. This hardware will be connected to the host by RS232 connector and to convert the TTL/CMOS logic level to RS232 logic level during serial communication of microcontroller with P.C we are using MAX 232. The main host is connected to various nodes and these nodes can also control the hardware. The software used before was C/C++, but here the software we are using is JAVA. The input can be applied through the hardware as well as through software and the output can be available on hardware with the help of LED. In this paper work we are studying the digital operations to be performed. This digital operation consists of four main parts as described. For example The diagram above shows how VPLD IC is used to implement a digital equation (/A.B)+(A./B) The input pins are configured as A and B (via, pins if microcontroller) and output pin is configured as pin Y (which again is an output pin of microcontroller) When user selects a mode on computer a truth table for it is either loaded from memory. When user selects the VPLD in digital equation mode, the truth table for it is accepted from user and in case the user selects digital IC mode, the truth table for it is already present in computer so is directly selected from database. This truth table has information about which are input pins and which are output pins. Accordingly the PC sends the I/O pin information to microcontroller. The code written in microcontroller reads this configuration and accordingly sets its required pins as Input and required pins as Output. Once the configuration is done the microcontroller continuously reads the data from input pins, sends it to computer. The PC side software accepts the input pin information, calculates the output based in input data and truth table (for currently selected mode and device) and sends the output information to microcontroller. The microcontroller upon receiving the output information immediately updates the output pins and repeats the process indefinitely until the PC selects some other mode. The paperwork comprises of four parts. EQUATION PARSER: The first part, in which the manipulator can programme an equation parser which accepts the equation from user and verify the equation parameters and if the equation is correct than it can be used to drive digital circuitry which is connected to our system via parallel port. E.g. an equation in manner of Y=(A+B).(C+/D), can be enrolled with the support of the software and the hardware will start acting accordingly. One of its pin will act as output Y and the other four will act as input A, B, C and D. The software displays the pin assignments STANDARD DIGITAL IC: The second part is in which VPLD can be used to substitute any standard digital IC like gates, encoder, decoder, multiplexer etc. There is a pre- programmed list of all the ICs used on day-to-day basis in JAVA used for software development. All the user has to do is point and click on the IC that is to be adapted by the VPLD. DIGITAL LOGIC ANALYSER: The third part, provides the feature called as DLA (Digital Logic Analyzer). DLA used to monitor the circuits amongst which the IC is inserted, that means we are checking inputs as well as output of the external device which is connected to the system via parallel port. This can be used to troubleshoot the hardware environment in which the IC is plugged in. DESIGN WAVE STUDIO: The fourth part, presents the feature called as DWS (Design Wave Studio). There are endless applications, in which a specific clock signal is used to drive some digital hardware. In this section we provide a GUI through which the user can design their own waveform or a clock signal and then fire it on to the pins of the Digital Logic Workbench at the required frequency.
  • 3. International Journal of Technical Research and Applications e-ISSN: 2320-8163, www.ijtra.com Volume 3, Issue 2 (Mar-Apr 2015), PP. 84-86 86 | P a g e IV. ADVANTAGES The list of pre-programmed modes for the IC to work in for example gates, encoders, counters, drivers, etc. Equation Parser to accept user defined equations to drive the IC. The user won’t be able to enter false equation due to the use of equation parser. An inbuilt Digital Logic Analyzer to monitor the entire circuit board where the VPLD IC is inserted. A Digital Function Generator to eliminate the need for clock/signal generation hardware. Higher device monitoring is possible with the help of this device. V. CONCLUSION This project will be replacing all the standard digital ICs with a single hardware. It can be used in digital logic design laboratory. Instead of using multiple devices we are using a single device. Hence the requirement of materials will be reduced. VI. ACKNOWLEDGEMENT It is our pleasure to get this opportunity to thank my beloved and respected guide, Prof. A. M. MHASKE who imparted valuable basic knowledge of Electronics. We sincerely thank him for consistent guidance, inspiration and sympathetic attitude throughout the paper work. We express our sincere thanks to all our staff and colleagues who have helped us directly or indirectly in completing this paper work. Given an opportunity we also like to thank our parents for wishes and moral support during the paper work and all concerned for helping and encouraging us. We are grateful for the many useful comments and suggestions provided by reviewers, which have resulted significant improvements in paper work. REFERENCES [1] J. Turley "The two percent solution", Embed. Syst. Program., vol. 16, no. 1, pp.29 2003 [2] J. W. Bruce, J. C. Harden and R. B. Reese "Cooperative and progressive design experience for embedded systems", IEEETrans. Educ., vol. 47, no. 1, pp.83 -91 2004 Abstract | Full Text: PDF (328KB) | [3] D. T. Rover , R. A. Mercado , Z. Zhang , M. C. Shelley and D. S. Helvick "Reflections on teaching and learning in an advanced undergraduate course in embedded systems", IEEETrans. Educ., vol. 51, no. 3, pp.400 -412 2008 Abstract | Full Text: PDF (652KB) | [4] C. Lee , J. Su , K. Lin , J. Chang and G. Lin "A project- based laboratory for learning embedded system design with industry support", IEEE Trans. Educ., vol. 53, no. 2, pp.173 -181 2010 Abstract | Full Text: PDF (1227KB) | [5] Carpeno , J. Arriaga , J. Corredor and J. Hernandez "The key factors of an active learning method in a microprocessors course", IEEETrans. Educ., vol. 54, no. 2, pp.229 -235 2011 Abstract | Full Text: PDF (198KB) | [6] N. Gershenfeld , R. Kirikorian and D. Cohen "The Internet of Things", Sci. Amer., 2004 [online] Available: http://www. scientificAmerican.com/article.cfm?id=the-internet-of-things [7] J. O. Hamblen and G. M. E. Van Bekkum "Using a Web 2.0 approach for embedded microcontroller systems", Proc. FECS, pp.277 -281 2011 [8] R. Reese and B. Jones "Improving the effectiveness of microcontroller education", Proc. IEEE SoutheastCon, pp.172 -175 2010 Abstract | Full Text: PDF (1613KB) |