SlideShare a Scribd company logo
1 of 20
Register Transfer and
Micro operation
Register Transfer and Micro operations
• Register Transfer Language
• Register Transfer
• Arithmetic Micro-operations
• Logic Micro-operations
• Shift Micro-operations
• Register Transfer
• Bus and Memory Transfers
Register transfer language
• A specific notation used to specify the digital system iscalled
register transfer language.
• For any function of the computer, the register transfer
language can be used to describe the (sequence of)
micro-operations
• Register transfer language
– A symbolic language
– A convenient tool for describing the internal organization ofdigital
computers
– Can also be used to facilitate the design process of digitalsystems
Micro-operations
• Simple digital systems are frequently characterized in terms of
– the registers they contain, and
– the operations that they perform.
• The operations on the data in registers are called micro-
operations.
• The functions built into registers are examples of micro-
operations
– Shift
– Load
– Clear
– Increment ...etc.
Micro-operations
• Computer system micro-operations are of four types:
- Register transfer micro-operations
- Arithmetic micro-operations
- Logic micro-operations
- Shift micro-operations
Register Transfer
• Copying the contents of one register to another is a register
transfer
• A register transfer is indicatedas
R2  R1
– In this case the contents of register R2 are move into
register R1
– A simultaneous transfer of all bits from the source R1 tothe
destination register R2, during one clock pulse
– Note that this is a destructive; i.e. the contents of R1 are
not altered by copying (loading) them to R2
R3  R1 + R2
R3  R1 - R2
R2  R2’
R2  R2’+ 1
R3  R1 + R2’+ 1
R1  R1 + 1
R1  R1 - 1
Contents of R1 plus R2 transferred to R3
Contents of R1 minus R2 transferred to R3
Complement the contents of R2
2's complement the contents of R2 (negate)
subtraction
Increment
Decrement
• The basic arithmetic micro-operations are
– Addition
– Subtraction
– Increment
– Decrement
• The additional arithmetic micro-operations are
– Add with carry
– Subtract with borrow
– Transfer/Load
– etc. …
Summary of Typical Arithmetic Micro-Operations
Arithmetic Micro-operations
Arithmetic circuit
S1 S0 Cin Y Output Microoperation
0 0 0 B D = A + B Add
0 0 1 B D = A + B + 1 Add with carry
0 1 0 B’ D = A + B’ Subtract with borrow
0 1 1 B’ D = A + B’+ 1 Subtract
1 0 0 0 D = A Transfer A
1 0 1 0 D = A + 1 Increment A
1 1 0 1 D = A - 1 Decrement A
1 1 1 1 D = A Transfer A
Logical micro-operations
• Specify binary operations on the strings of bits inregisters
– Logic micro-operations are bit-wise operations, i.e., they work on
the individual bits of data
• There are, in principle, 16 different logic functions that can bedefined
over two binary input variables
• However, most systems only implement four of these
– AND (), OR (), XOR (), Complement/NOT
• The others can be created from combination of these
A B F0 F1 F2 … F13 F14 F15
0 0 0 0 0 … 1 1 1
0 1 0 0 0 … 1 1 1
1 0 0 0 1 … 0 1 1
1 1 0 1 0 … 1 0 1
Logical Micro-operation
• List of Logic Micro-operations
- 16 different logic operations with 2 binary vars.
functions
• Truth tables for 16 functions of 2 variables and the
corresponding 16 logic micro-operations
x
y
0 0 1 1
0 1 0 1
Boolean
Function
Micro-
Operations
Name
0 0 00
0 0 01
0 0 10
0 0 11
0 1 00
0 1 01
0 1 10
0 1 11
1 0 00
1 0 01
1 0 10
1 0 11
1 1 00
1 1 01
1 1 10
1 1 11
F0 = 0
F1 = xy
F2 = xy'
F3 = x
F4 = x'y
F5 = y
F6 = x  y
F7 = x + y
F8 = (x + y)'
F9 = (x  y)'
F10 = y'
F11 = x + y'
F12 = x'
F13 = x' + y
F14 = (xy)'
F15 = 1
F 0
F  A  B
F  A  B’
F  A
F  A’B
F  B
F  A  B
F  A  B
F  A  B)’
F  (A  B)’
F  B’
F  A B
F  A’
F  A’ B
F  (A  B)’b
F  all 1's
Clear
AND
Transfer A
Transfer B
Exclusive-OR
OR
NOR
Exclusive-NOR
Complement B
Complement A
NAND
Set to all 1's
- n binary vars → 2 2 n
Hardware implementation of logic Micro-operation
Function table
S 1
S 0
F i
Ai
Bi
0
1
4 X 1
MUX
2
3 Select
S1 S0 Output -operation
0 0
0 1
1 0
1 1
F = A  B
F = A  B
F = A  B
F = A’
AND
OR
XOR
Complement
SHIFT MICROOPERATIONS
• There are three types of shifts
– Logical shift
– Circular shift
– Arithmetic shift
• What differentiates them is the information that goes into the serial
input
• A right shift operation
Serial
input
• A left shift operation Serial
input
LOGICAL SHIFT
• In a Register Transfer Language, the following notation is used
for a logical shift left
for a logical shift right
– shl
– shr
– Examples:
• R2  shr R2
• R3  shl R3
• In a logical shift the serial input to the shift is a 0.
• A right logical shift operation:
0
• A left logical shift operation:
0
CIRCULAR SHIFT
• In a circular shift the serial input is the bit that is shifted out of the other
end of the register.
• A right circular shift operation:
• A left circular shift operation:
• In a RTL, the following notation is used
for a circular shift left
for a circular shift right
– cil
– cir
– Examples:
• R2  cir R2
• R3  cilR3
Arithmetic Shift operation
• An left arithmetic shift operation must be checked for the overflow
0
V
Before the shift, if the leftmost two
bits differ, the shift will result in an
overflow
• In a RTL, the following notation is used
– ashl
– ashr
for an arithmetic shift left
for an arithmetic shift right
– Examples:
» R2  ashrR2
» R3  ashlR3
sign
bit
BASIC SYMBOLS FOR REGISTER TRANSFERS
Symbols Description Examples
Capital letters
& numerals
Parentheses ()
Arrow 
Colon :
Comma ,
Denotes a register
Denotes a part of a register
Denotes transfer of information
Denotes termination of control function
Separates two micro-operations
MAR, R2
R2(0-7), R2(L)
R2  R1
P: P2R1
A  B, B A
BUS AND Memory TRANSFER
Bus is a path(of a group of wires) over which information is transferred, from any of
several sources to any of several destinations.
From a register to bus: BUS  R
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4
Register A Register B Register C Register D
B1 C 1 D 1 B2 C 2 D2 B3 C 3 D 3 B4 C 4 D 4
4-linebus
x
y
select
0 4 x1
MUX
0 4 x1
MUX
0 4 x1
MUX
0 4 x1
MUX
Register A Register B Register C Register D
Bus lines
Transfer from Bus to destination register
Three-State Bus Buffers
Bus line with three-state buffers
Reg. R0 Reg. R1 Reg. R2 Reg. R3
Bus lines
Load
D 0 D1 D2 D 3
2 x 4
Decoder
z
w
Select E (enable)
Output Y=A if C=1
High-impedence if C=0
Normal input A
Control input C
Select
Enable
0
1
2
3
S0
S1
A0
B0
C0
D0
Bus line for bit 0
Bus transfer in RTL
• Depending on whether the bus is to be mentioned explicitly or
not, register transfer can be indicated as either
R2  R1
or
BUS  R1, R2  BUS
• In the former case the bus is implicit, but in the latter, it is
explicitly indicated
Presented By : Lakshya Sharma

More Related Content

What's hot

Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stackAsif Iqbal
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and ArchitectureVinit Raut
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operationNikhil Pandit
 
Register transfer language
Register  transfer languageRegister  transfer language
Register transfer languagehamza munir
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Subhasis Dash
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference InstructionsRabin BK
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycleutsav_shah
 
Timing and control
Timing and controlTiming and control
Timing and controlchauhankapil
 
Microprocessor 8085 complete
Microprocessor 8085 completeMicroprocessor 8085 complete
Microprocessor 8085 completeShubham Singh
 
Instruction cycle presentation
Instruction   cycle presentationInstruction   cycle presentation
Instruction cycle presentationMoniba Irfan
 
8086 pin details
8086 pin details8086 pin details
8086 pin detailsAJAL A J
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitabdosaidgkv
 
Coa module1
Coa module1Coa module1
Coa module1cs19club
 
Difference b/w 8085 & 8086
Difference b/w 8085 & 8086Difference b/w 8085 & 8086
Difference b/w 8085 & 8086j4jiet
 
Encoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexersEncoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexerspubgalarab
 

What's hot (20)

Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
mano.ppt
mano.pptmano.ppt
mano.ppt
 
Register transfer language
Register  transfer languageRegister  transfer language
Register transfer language
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Microprocessor 8085 complete
Microprocessor 8085 completeMicroprocessor 8085 complete
Microprocessor 8085 complete
 
Instruction cycle presentation
Instruction   cycle presentationInstruction   cycle presentation
Instruction cycle presentation
 
Assembly Language
Assembly LanguageAssembly Language
Assembly Language
 
8086 pin details
8086 pin details8086 pin details
8086 pin details
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Coa module1
Coa module1Coa module1
Coa module1
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Difference b/w 8085 & 8086
Difference b/w 8085 & 8086Difference b/w 8085 & 8086
Difference b/w 8085 & 8086
 
Encoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexersEncoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexers
 

Similar to Register transfer language & its micro operations

Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Rai University
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...Rai University
 
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
REGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.pptREGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.ppt
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.pptNARENDRAKUMARCHAURAS1
 
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...Rai University
 
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Rai University
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04thearticlenow
 
Computer organization prashant odhavani- 160920107003
Computer organization   prashant odhavani- 160920107003Computer organization   prashant odhavani- 160920107003
Computer organization prashant odhavani- 160920107003Prashant odhavani
 
Register reference
Register referenceRegister reference
Register referenceNitesh Singh
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and ArchitectureSwapnitaSrivastava1
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptmailmynew202
 
ARM Architecture Instruction Set
ARM Architecture Instruction SetARM Architecture Instruction Set
ARM Architecture Instruction SetDwight Sabio
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperationsSURBHI SAROHA
 
Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaPir Sarfraz Ahmed
 
Module 5 part1
Module 5 part1Module 5 part1
Module 5 part1cs19club
 

Similar to Register transfer language & its micro operations (20)

Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...
 
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
REGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.pptREGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.ppt
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
 
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
 
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04
 
Computer organization prashant odhavani- 160920107003
Computer organization   prashant odhavani- 160920107003Computer organization   prashant odhavani- 160920107003
Computer organization prashant odhavani- 160920107003
 
Register reference
Register referenceRegister reference
Register reference
 
Arithmetic micro Operations
Arithmetic micro OperationsArithmetic micro Operations
Arithmetic micro Operations
 
Co ppt
Co pptCo ppt
Co ppt
 
Instruction types
Instruction typesInstruction types
Instruction types
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
 
Chapter4.ppt
Chapter4.pptChapter4.ppt
Chapter4.ppt
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architecture
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.ppt
 
Micro operations
Micro operationsMicro operations
Micro operations
 
ARM Architecture Instruction Set
ARM Architecture Instruction SetARM Architecture Instruction Set
ARM Architecture Instruction Set
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperations
 
Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkana
 
Module 5 part1
Module 5 part1Module 5 part1
Module 5 part1
 

More from Lakshya Sharma

More from Lakshya Sharma (14)

Bitcoin
BitcoinBitcoin
Bitcoin
 
Periodic classification
Periodic classificationPeriodic classification
Periodic classification
 
DEMOCRATIC RIGHT
DEMOCRATIC RIGHTDEMOCRATIC RIGHT
DEMOCRATIC RIGHT
 
RAILWAYS
RAILWAYSRAILWAYS
RAILWAYS
 
MICROPROCESSOR,BASICS AND MEMORY CONCEPT
MICROPROCESSOR,BASICS AND MEMORY CONCEPTMICROPROCESSOR,BASICS AND MEMORY CONCEPT
MICROPROCESSOR,BASICS AND MEMORY CONCEPT
 
Desert
Desert Desert
Desert
 
resources
 resources resources
resources
 
SOCIAL FORMER OF INDIA
SOCIAL FORMER OF INDIASOCIAL FORMER OF INDIA
SOCIAL FORMER OF INDIA
 
LAW OF MOTION
LAW OF MOTION LAW OF MOTION
LAW OF MOTION
 
SOLAR SYSTEM
SOLAR SYSTEMSOLAR SYSTEM
SOLAR SYSTEM
 
ENVIRONMENT & POLLUTIONS
ENVIRONMENT & POLLUTIONSENVIRONMENT & POLLUTIONS
ENVIRONMENT & POLLUTIONS
 
maps & symbols which is use in india and other parts of world also
maps & symbols which is use in india and other parts of world alsomaps & symbols which is use in india and other parts of world also
maps & symbols which is use in india and other parts of world also
 
Desert
DesertDesert
Desert
 
Desert
Desert Desert
Desert
 

Recently uploaded

Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsTechSoup
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionSafetyChain Software
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxSayali Powar
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...Sapna Thakur
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfJayanti Pande
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...fonyou31
 
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...anjaliyadav012327
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
Russian Call Girls in Andheri Airport Mumbai WhatsApp 9167673311 💞 Full Nigh...
Russian Call Girls in Andheri Airport Mumbai WhatsApp  9167673311 💞 Full Nigh...Russian Call Girls in Andheri Airport Mumbai WhatsApp  9167673311 💞 Full Nigh...
Russian Call Girls in Andheri Airport Mumbai WhatsApp 9167673311 💞 Full Nigh...Pooja Nehwal
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAssociation for Project Management
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room servicediscovermytutordmt
 

Recently uploaded (20)

Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory Inspection
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
 
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...
JAPAN: ORGANISATION OF PMDA, PHARMACEUTICAL LAWS & REGULATIONS, TYPES OF REGI...
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
Russian Call Girls in Andheri Airport Mumbai WhatsApp 9167673311 💞 Full Nigh...
Russian Call Girls in Andheri Airport Mumbai WhatsApp  9167673311 💞 Full Nigh...Russian Call Girls in Andheri Airport Mumbai WhatsApp  9167673311 💞 Full Nigh...
Russian Call Girls in Andheri Airport Mumbai WhatsApp 9167673311 💞 Full Nigh...
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room service
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 

Register transfer language & its micro operations

  • 2. Register Transfer and Micro operations • Register Transfer Language • Register Transfer • Arithmetic Micro-operations • Logic Micro-operations • Shift Micro-operations • Register Transfer • Bus and Memory Transfers
  • 3. Register transfer language • A specific notation used to specify the digital system iscalled register transfer language. • For any function of the computer, the register transfer language can be used to describe the (sequence of) micro-operations • Register transfer language – A symbolic language – A convenient tool for describing the internal organization ofdigital computers – Can also be used to facilitate the design process of digitalsystems
  • 4. Micro-operations • Simple digital systems are frequently characterized in terms of – the registers they contain, and – the operations that they perform. • The operations on the data in registers are called micro- operations. • The functions built into registers are examples of micro- operations – Shift – Load – Clear – Increment ...etc.
  • 5. Micro-operations • Computer system micro-operations are of four types: - Register transfer micro-operations - Arithmetic micro-operations - Logic micro-operations - Shift micro-operations
  • 6. Register Transfer • Copying the contents of one register to another is a register transfer • A register transfer is indicatedas R2  R1 – In this case the contents of register R2 are move into register R1 – A simultaneous transfer of all bits from the source R1 tothe destination register R2, during one clock pulse – Note that this is a destructive; i.e. the contents of R1 are not altered by copying (loading) them to R2
  • 7. R3  R1 + R2 R3  R1 - R2 R2  R2’ R2  R2’+ 1 R3  R1 + R2’+ 1 R1  R1 + 1 R1  R1 - 1 Contents of R1 plus R2 transferred to R3 Contents of R1 minus R2 transferred to R3 Complement the contents of R2 2's complement the contents of R2 (negate) subtraction Increment Decrement • The basic arithmetic micro-operations are – Addition – Subtraction – Increment – Decrement • The additional arithmetic micro-operations are – Add with carry – Subtract with borrow – Transfer/Load – etc. … Summary of Typical Arithmetic Micro-Operations Arithmetic Micro-operations
  • 8. Arithmetic circuit S1 S0 Cin Y Output Microoperation 0 0 0 B D = A + B Add 0 0 1 B D = A + B + 1 Add with carry 0 1 0 B’ D = A + B’ Subtract with borrow 0 1 1 B’ D = A + B’+ 1 Subtract 1 0 0 0 D = A Transfer A 1 0 1 0 D = A + 1 Increment A 1 1 0 1 D = A - 1 Decrement A 1 1 1 1 D = A Transfer A
  • 9. Logical micro-operations • Specify binary operations on the strings of bits inregisters – Logic micro-operations are bit-wise operations, i.e., they work on the individual bits of data • There are, in principle, 16 different logic functions that can bedefined over two binary input variables • However, most systems only implement four of these – AND (), OR (), XOR (), Complement/NOT • The others can be created from combination of these A B F0 F1 F2 … F13 F14 F15 0 0 0 0 0 … 1 1 1 0 1 0 0 0 … 1 1 1 1 0 0 0 1 … 0 1 1 1 1 0 1 0 … 1 0 1
  • 10. Logical Micro-operation • List of Logic Micro-operations - 16 different logic operations with 2 binary vars. functions • Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations x y 0 0 1 1 0 1 0 1 Boolean Function Micro- Operations Name 0 0 00 0 0 01 0 0 10 0 0 11 0 1 00 0 1 01 0 1 10 0 1 11 1 0 00 1 0 01 1 0 10 1 0 11 1 1 00 1 1 01 1 1 10 1 1 11 F0 = 0 F1 = xy F2 = xy' F3 = x F4 = x'y F5 = y F6 = x  y F7 = x + y F8 = (x + y)' F9 = (x  y)' F10 = y' F11 = x + y' F12 = x' F13 = x' + y F14 = (xy)' F15 = 1 F 0 F  A  B F  A  B’ F  A F  A’B F  B F  A  B F  A  B F  A  B)’ F  (A  B)’ F  B’ F  A B F  A’ F  A’ B F  (A  B)’b F  all 1's Clear AND Transfer A Transfer B Exclusive-OR OR NOR Exclusive-NOR Complement B Complement A NAND Set to all 1's - n binary vars → 2 2 n
  • 11. Hardware implementation of logic Micro-operation Function table S 1 S 0 F i Ai Bi 0 1 4 X 1 MUX 2 3 Select S1 S0 Output -operation 0 0 0 1 1 0 1 1 F = A  B F = A  B F = A  B F = A’ AND OR XOR Complement
  • 12. SHIFT MICROOPERATIONS • There are three types of shifts – Logical shift – Circular shift – Arithmetic shift • What differentiates them is the information that goes into the serial input • A right shift operation Serial input • A left shift operation Serial input
  • 13. LOGICAL SHIFT • In a Register Transfer Language, the following notation is used for a logical shift left for a logical shift right – shl – shr – Examples: • R2  shr R2 • R3  shl R3 • In a logical shift the serial input to the shift is a 0. • A right logical shift operation: 0 • A left logical shift operation: 0
  • 14. CIRCULAR SHIFT • In a circular shift the serial input is the bit that is shifted out of the other end of the register. • A right circular shift operation: • A left circular shift operation: • In a RTL, the following notation is used for a circular shift left for a circular shift right – cil – cir – Examples: • R2  cir R2 • R3  cilR3
  • 15. Arithmetic Shift operation • An left arithmetic shift operation must be checked for the overflow 0 V Before the shift, if the leftmost two bits differ, the shift will result in an overflow • In a RTL, the following notation is used – ashl – ashr for an arithmetic shift left for an arithmetic shift right – Examples: » R2  ashrR2 » R3  ashlR3 sign bit
  • 16. BASIC SYMBOLS FOR REGISTER TRANSFERS Symbols Description Examples Capital letters & numerals Parentheses () Arrow  Colon : Comma , Denotes a register Denotes a part of a register Denotes transfer of information Denotes termination of control function Separates two micro-operations MAR, R2 R2(0-7), R2(L) R2  R1 P: P2R1 A  B, B A
  • 17. BUS AND Memory TRANSFER Bus is a path(of a group of wires) over which information is transferred, from any of several sources to any of several destinations. From a register to bus: BUS  R 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 Register A Register B Register C Register D B1 C 1 D 1 B2 C 2 D2 B3 C 3 D 3 B4 C 4 D 4 4-linebus x y select 0 4 x1 MUX 0 4 x1 MUX 0 4 x1 MUX 0 4 x1 MUX Register A Register B Register C Register D Bus lines
  • 18. Transfer from Bus to destination register Three-State Bus Buffers Bus line with three-state buffers Reg. R0 Reg. R1 Reg. R2 Reg. R3 Bus lines Load D 0 D1 D2 D 3 2 x 4 Decoder z w Select E (enable) Output Y=A if C=1 High-impedence if C=0 Normal input A Control input C Select Enable 0 1 2 3 S0 S1 A0 B0 C0 D0 Bus line for bit 0
  • 19. Bus transfer in RTL • Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either R2  R1 or BUS  R1, R2  BUS • In the former case the bus is implicit, but in the latter, it is explicitly indicated
  • 20. Presented By : Lakshya Sharma