Personal Information
Organization / Workplace
Noida Area, India India
Occupation
Student at JSSATE
Tags
hdl
udp
programming
verilog
verilog module
simulator
interconnect timing model
interconnect delay
of water level controller
algorithm advantage
introduction
application
working
See more
- Presentations
- Documents
- Infographics