Personal Information
Organization / Workplace
Greater San Diego Area United States
Occupation
Staff Engineer at Qualcomm
Industry
Electronics / Computer Hardware
About
SOC/ASIC design/verification
IP verification
Power management flows - ACPI in intel Chipsets/processors, mobile chipsets
Intel Chipsets and CPU complex feature/architecture verification
3d Graphics interface
PCIe/DMI/DDR protocols
Read Channel IP ( signal processing in HDD)
Specialties: • SOC verification,
• Constrained random verification using SystemVerilog and Specman/e, VERA, SVA
• solid understanding of intel chipsets,
• ECO execution,
• Shell and perl scripting,
• Good understanding of PCIE protocol,
• Assembly tests/programming,
• 3d graphics flows,
• Low power and power management techniques
• RVM/AVM/OVM/UVM methodologies
• Signal processing architectures
Likes
(69)CMOS Topic 5 -_cmos_inverter
Ikhwan_Fakrudin
•
10 years ago
Low Power Techniques
keshava murali
•
14 years ago
Low power vlsi design ppt
Anil Yadav
•
10 years ago
AMBA3.0 james_20110801
James Chang
•
11 years ago
Cracking Digital VLSI Verification Interview: Interview Success
Ramdas Mozhikunnath
•
8 years ago
SMT Verification of the POWER5 and POWER6 High-Performance Processors
DVClub
•
11 years ago
Using Assertions in AMS Verification
DVClub
•
11 years ago
Verification Automation Using IPXACT
DVClub
•
11 years ago
The Cortex-A15 Verification Story
DVClub
•
11 years ago
Experience with Formal Methods, Especially Sequential Equivalence Checking
DVClub
•
11 years ago
Advanced Methodologies Used for Top-Level Verification of Mixed Signal Products
DVClub
•
11 years ago
PCI Express Verification using Reference Modeling
DVClub
•
11 years ago
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
•
11 years ago
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality Intact
DVClub
•
11 years ago
Pre-Si Verification for Post-Si Validation
DVClub
•
11 years ago
Low Power Design and Verification
DVClub
•
11 years ago
Stop Writing Assertions! Efficient Verification Methodology
DVClub
•
11 years ago
UVM Ral model usage
Parth Pandya
•
9 years ago
SystemVerilog Assertions verification with SVAUnit - DVCon US 2016 Tutorial
Amiq Consulting
•
7 years ago
Uvm dcon2013
sean chen
•
10 years ago
Challenges in Using UVM at SoC Level
DVClub
•
11 years ago
UVM Update: Register Package
DVClub
•
11 years ago
Low power electronic design
Mahesh Dananjaya
•
8 years ago
VLSI Power in a Nutshell
Mahesh Dananjaya
•
9 years ago
38 gestures of body language
melodeepop
•
11 years ago
Communication body language
Seta Wicaksana
•
12 years ago
Session 9 advance_verification_features
Nirav Desai
•
9 years ago
AMBA Ahb 2.0
Akhil Srivastava
•
10 years ago
axi protocol
Azad Mishra
•
8 years ago
APB protocol v1.0
Azad Mishra
•
8 years ago
Personal Information
Organization / Workplace
Greater San Diego Area United States
Occupation
Staff Engineer at Qualcomm
Industry
Electronics / Computer Hardware
About
SOC/ASIC design/verification
IP verification
Power management flows - ACPI in intel Chipsets/processors, mobile chipsets
Intel Chipsets and CPU complex feature/architecture verification
3d Graphics interface
PCIe/DMI/DDR protocols
Read Channel IP ( signal processing in HDD)
Specialties: • SOC verification,
• Constrained random verification using SystemVerilog and Specman/e, VERA, SVA
• solid understanding of intel chipsets,
• ECO execution,
• Shell and perl scripting,
• Good understanding of PCIE protocol,
• Assembly tests/programming,
• 3d graphics flows,
• Low power and power management techniques
• RVM/AVM/OVM/UVM methodologies
• Signal processing architectures